

Compal Confidential

MB Schematic Document


EH50F/EH70F/EH51F/EH5VF/EH53F/EH73F

LA-H431P

Rev:1.0

2018.01.22

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	Cover Sheet
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Custom	Document Number
Date:	Wednesday, February 13, 2019	Sheet	1	of	100



Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Block Diagrams		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	EHS0F M/B LA-H431PR10	1.0
				Date:	Wednesday, February 13, 2019	Sheet 2 of 100

Board ID Table for AD channel

Vcc	3.3V					
Ra	100K +/- 1%					
Board ID	Rb	V _{BI} D min	V _{BI} D typ	V _{BI} D max	EC AD	
0	0		0.000 V	0.300 V	0x00 - 0x13	
1	12K +/- 1%	0.347 V	0.345 V	0.360 V	0x14 - 0x1E	
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1F - 0x25	
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x26 - 0x30	
4	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3A	
5	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3B - 0x45	
6	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x46 - 0x54	
7	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64	
8	75K +/- 1%	1.398 V	1.414 V	1.430 V	0x65 - 0x76	
9	100K +/- 1%	1.634 V	1.650 V	1.667 V	0x77 - 0x87	
10	130K +/- 1%	1.849 V	1.865 V	1.881 V	0x88 - 0x96	
11	160K +/- 1%	2.015 V	2.031 V	2.046 V	0x97 - 0xA4	
12	200K +/- 1%	2.185 V	2.200 V	2.215 V	0xA5 - 0xAF	
13	240K +/- 1%	2.316 V	2.329 V	2.343 V	0xB0 - 0xB7	
14	270K +/- 1%	2.395 V	2.408 V	2.421 V	0xB8 - 0xBF	
15	330K +/- 1%	2.521 V	2.533 V	2.544 V	0xC0 - 0xC9	
16	430K +/- 1%	2.667 V	2.677 V	2.687 V	0xCA - 0xD4	
17	560K +/- 1%	2.791 V	2.800 V	2.808 V	0xD5 - 0xDD	
18	750K +/- 1%	2.905 V	2.912 V	2.919 V	0xDE - 0xF0	
19	NC	3.000 V	3.000 V		0xFF1 - 0xFF	

I2C Address Table

BUS	Device	Address(7 bit)	Address(8bit)	
			Write	Read
I2C_0 (+3VS)				
I2C_1 (+3VS)	TM-P3393-003 (Touch Pad)			
PCH_SMBCLK (+3VS)	SA577C-12A0 (Touch Pad)			
	DIMM1			
PCH_SML1CLK EC_SMB_CK2 (+3VALW)	DIMM2			
	N18E-G0/G1 (VGA)	0x9E		
	Thermal Sensor (NCT7718W)	1001_100xb	1001_1001b	1001_1000b
EC_SMB_CK1 (+3VLP)	PCH	0x90		
	ISL88739 (Charger IC)	0x12		
EC_SMB_CK3 (+3VALW)	BATTERY PACK	0x16		
	LED driver	0xC0		

43 level BOM table

43 Level	Description	BOM Structure
431AH3BOL01	SMT MB AH431 EH50F N18EG1Q 6G QP89 HDM	CHG@/EMC@/CMC@/CNVI@/FGC6@/NGSYNC@/PCH@/NORD@/TMS@/TPM@/UPI@/VGA@/i5@/FP@/FPESD@

BOM Structure Table

BOM Option Table	
Item	BOM Structure
Unpop	@
Connector	CONN@
i5 CPU	I5@
i7 CPU	I7@
PCH	PCH@
CMC	CMC@
dGPU circuit	VGA@
VGA GC6 3.0	NFGC6@
VGA GC63.0+FGPC6	FGC6@
Intel CNVI	CNVI@
USB charger	CHG@
EMI/ESD requirement	EMC@
EMI/ESD require reserve	XEMC@
With TPM	TPM@
Without TPM	NTPM@
OVRM with uPI	uPI@
OVRM with ON	ON@
With SATA redriver	SATARD@
Without SATA redriver	NORD@
Thermal sensor	TMS@
With Fingerprint	FP@
Fingerprint ESD	FPESD@
With G-SYNC panel	GSYNC@
Without G-SYNC panel	NGSYNC@
RF requirement reserve	@RF@
for SW debug board	UART@
UMA sku	UMA@
HDMI cost	45@
VRAM BOM	X76@

Power State

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

Voltage Rails

Power Plane	Description	S0	S3	S4	S5
+RTCVC	RTC Battery Power	ON	ON	ON	ON
+19V_VIN	Adapter power supply	N/A	N/A	N/A	N/A
+12.6V_BATT	Battery power supply	N/A	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit.	N/A	N/A	N/A	N/A
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON	ON
+5VALW	+5V Always power rail	ON	ON	ON	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON	ON*
+3VALW_DS	+3VALW power for PCH DS	ON	ON	ON	ON
+3VALW_PCH_PRIM	+3VALW power for PCH power rails	ON	ON	ON	ON*
+3VALW_SPI	+3VALW_PRIM supply for the SPI IO	ON	ON	ON	ON
+1.05VALW	+1.05V Always power rail	ON	ON	ON	ON
+1.2V_VDDQ	DDR4 +1.2V power rail	ON	ON	OFF	OFF
+1.05V_VCCST	Sustain voltage for processor in Standby modes	ON	ON	OFF	OFF
+5VS	System +5V power rail	ON	OFF	OFF	OFF
+3VS	System +3V power rail	ON	OFF	OFF	OFF
+1.05VS_VCCSTG	+1.05VALW_PRIM Gated version of VCCST	ON	OFF	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator .	ON	OFF	OFF	OFF
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF	OFF
+VCC_GT	Sliced graphics power rail	ON	OFF	OFF	OFF
+VCCIO	CPU IO +0.95VS power rail	ON	OFF	OFF	OFF
+VCC_SA	System Agent power rail	ON	OFF	OFF	OFF
+1.8VSDGPU_AON	+1.8VS power rail for GPU(AON rails)	ON	OFF	OFF	OFF
+1.8VSDGPU_MAIN	+1.8VS power rail for GPU GC6	ON	OFF	OFF	OFF
+VGA_CORE	Core voltage for VGA (merge core & core_s)	ON	OFF	OFF	OFF
+1.35VSDGPU	+1.35VS power rail for GPU	ON	OFF	OFF	OFF
+1.0VSDGPU	+1.0VS power rail for GPU	ON	OFF	OFF	OFF
+1.8VALW	System +1.8VALW always on power rail	ON	ON	ON	ON*

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

BOARD ID Table

Board ID	PCB Revision	Board ID	PCB Revision
0	2050 Rev0.1	10	
1	2050 Rev0.2	11	
2	2050 Rev0.3	12	
3	2050 Rev1.0	13	
4	2060 Rev0.1	14	
5	2060 Rev0.2	15	
6	2060 Rev0.3	16	
7	2060 Rev1.0	17	
8		18	
9		19	


Power On

S3

S3 Resume

Power Off

Plug in



Coffee Lake-H CPU SKU



CFL-H_BGA1440
S IC CL8068403373522 SR3Z0 U0 2.3G ABO!
SA0000BPJ40
I5@



CFL-H_BGA1440
S IC CL8068403359524 SR3YY U0 2.2G ABO!
SA0000BPZ40
I7@

Cannon Lake PCH SKU




CFL-H_BGA1440
S IC FH82HM370 SR40B B0 BGA 874P PCH-H ABO!
SA0000BVP10
PCH@

NV N18E-G1



S IC N18E-G1-KD-A1 QS FCBGA 2228 GPU
SA0000CF00



Security Classification		Compal Secret Data		Title	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	CFL-H(1/8)DDI/eDP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Wednesday, February 13, 2019
				Sheet	6 of 100

Compal Electronics, Inc.

CFL-H(1/8)DDI/eDP


Document Number
EH50FM/B LA-H431PR10

Date: Wednesday, February 13, 2019

Sheet 6 of 100

CHANNEL-A


Interleaved Memory



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CFL-H(2/8)DIMMA	
				Size	Document Number
				EHS0F M/B LA-H431PR10	
Date:	Wednesday, February 13, 2019	Sheet	7	of 100	

CHANNEL-B



Interleaved Memory




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	
				CFL-H(3/8)DIMMB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	
Custom	EHS0F M/B LA-H431PR10			1.0	
Date:	Wednesday, February 13, 2019	Sheet	8	of	100

To DGPU
PEG Lane Reversed

To DGPU
PEG Lane Reversed



To PCH




To PCH

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	
				CFL-H(4/8)PEG/DMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number	Rev			
	EHS0F M/B LA-H431PR10	1.0			
Date:	Wednesday, February 13, 2019	Sheet	9	of	100


571391_CFL_H_PDG_Rev0p5
 1. The total Length of Data and Clock (from CPU to each VR) must be equal (± 0.1 inch).
 2. Route the Alert signal between the Clock and the Data signals.
 3. Place those resistors close CPU side.








PROC_SELECT#
 should be unconnected on CFL processor
 EDS1.2 8/21





Near CPU side
 follow 1050 Request
 8/21



SVID



PU 330K follow CRB
 8/21



The CFG signals have a default value of '1' if not terminated on the board.
 * CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted
 * 1 = (Default) Normal Operation;
 * 0 = Stall.
 * CFG[2]: PCI Express* Static x16 Lane Numbering Reversal.
 * 1 = Normal operation
 * 0 = Lane numbers reversed.
 * CFG[4]: eDP enable:
 * 1 = Disabled.
 * 0 = Enabled.
 * CFG[6:5]: PCI Express* Bifurcation:
 * 00 = 1 x8, 2 x4 PCI Express*
 * 01 = reserved
 * 10 = 2 x8 PCI Express*
 * 11 = 1 x16 PCI Express*
 * CFG[7]: PEG Training:
 * 1 = (default) PEG Train immediately following RESET# de assertion.
 * 0 = PEG Wait for BIOS for training.
 * CFG Pin Use CMC debug on DDX03 R02 Schematic.

To be confirm

Place to CRU side

Place to CRU side

Place to PCH side


Security Classification		Compal Secret Data	
Issued Date	2019/12/28	Deciphered Date	2019/12/28

Compal Electronics, Inc.
CFL-H(5/8)CFG,SVID

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Size	Document Number	Rev
Custom	EHS0FM/B LA-H431PR10	1.0
Date:	Wednesday, February 13, 2019	Sheet 10 of 100

GT
32000mA (Hexa Core GT2)





11 of VSSGT_SENSE
VCCGT_SENSE
CFL-H_BGA1440









1. VccGT_SENSE / VssGT_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.

128000mA (Hexa Core GT2)





1. Vcc_SENSE/ Vss_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CFL-H(6/8)VCC CORE/GT	
Size	Custom	Document Number	Rev		1.0
Date:		Wednesday, February 13, 2019	Sheet	11	of 100



1. VccGT_SENSE / VssGT_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.

Security Classification		Compal Secret Data		Title	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	CFL-H(7/8)VCCSA/VCCIO/VDDQ	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	EH50F M/B LA-H431PR10
				Date:	Wednesday, February 13, 2019
				Sheet	12 of 100
				Rev	1.0




Security Classification		Compal Secret Data		Title	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	EHSOF M/B LA-H431PR10
				Date:	Wednesday, February 13, 2019
				Sheet	13 of 100
				Rev	1.0

The 30 HSI0 lanes on PCH-H supports the following configurations:

- Up to 24 PCIe* Lanes
 - A maximum of 16 PCIe* Ports (or devices) can be enabled
 - When a GbE Port is enabled, the maximum number of PCIe* Ports (or devices) that can be enabled reduces based off the following:
 - Max PCIe* Ports (or devices) = 16 - GbE (0 or 1)
 - PCIe* Lanes 1-4 (PCIe* Controller #1), 5-8 (PCIe* Controller #2), 9-12 (PCIe* Controller #3), 13-16 (PCIe* Controller #4), 17-20 (PCIe* Controller #5), and 21-24 (PCIe* Controller #6) can be individually configured
- Up to 6 SATA Lanes
 - A maximum of 6 SATA Ports (or devices) can be enabled
 - SATA Lane 0 has the flexibility to be mapped to Flex I/O Lane 16 or 18
 - SATA Lane 1 has the flexibility to be mapped to Flex I/O Lane 17 or 19
 - Up to 10 USB 3.1 Lanes
 - A maximum of 10 USB 3.1 Ports (or devices) can be enabled
- Up to 4 GbE Lanes
 - A maximum of 1 GbE Port (or device) can be enabled
- Supports up to 3 Remapped (Intel® Rapid Storage Technology) PCIe* storage devices
 - x2 and x4 PCIe* NVMe SSD
 - x2 Intel® Optane® Memory Device
 - See the "PCI Express* (PCIe*)" chapter for the PCH PCIe* Controllers, configurations, and lanes that can be used for Intel® Rapid Storage Technology PCIe* storage support
- For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as PCIe* or SATA, the lanes must be statically assigned to SATA or PCIe* via the SATA/PCIe Combo Port Soft Straps discussed in the SPI Programming Guide and through the Intel® Flash Image Tool (FIT) tool.






CFL-H (HM370)		Compal	
Lane0	USB3.1 Port1		USB 3 (I/O)
Lane1	USB3.1 Port2		USB 3 Type-C (I/O)
Lane2	USB3.1 Port3		USB 3 Type-C (I/O)
Lane3	USB3.1 Port4		USB 3 (I/O), Daughter Board, Reserved
Lane4	USB3.1 Port5		
Lane5	USB3.1 Port6	PCIe Port1	
Lane6	USB3.1 Port7	PCIe Port2	
Lane7	USB3.1 Port8	PCIe Port3	
Lane8	USB3.1 Port9	PCIe Port4	
Lane9	USB3.1 Port10	PCIe Port5	
Lane10		PCIe Port5	
Lane11		PCIe Port6	
Lane12		PCIe Port7	
Lane13		PCIe Port8	
Lane14		PCIe Port9	
Lane15		PCIe Port10	
Lane16	SATA3 Port0	PCIe Port11	HDD
Lane17	SATA3 Port1	PCIe Port12	
Lane18	SATA3 Port0*	PCIe Port13	
Lane19	SATA3 Port1*	PCIe Port14	LAN+CR
Lane20	SATA3 Port2	PCIe Port15	WiFi
Lane21	SATA3 Port3	PCIe Port16	
Lane22	SATA3 Port4	PCIe Port17	M.2 SSD#1 (PCIe x4)
Lane23	SATA3 Port5	PCIe Port18	M.2 SSD#1 (PCIe x4)
Lane24		PCIe Port19	M.2 SSD#1 (PCIe x4)
Lane25		PCIe Port20	M.2 SSD#1 (PCIe x4)
Lane26		PCIe Port21	
Lane27		PCIe Port22	
Lane28		PCIe Port23	
Lane29		PCIe Port24	
	USB2 Port1		USB 3 (I/O)
	USB2 Port2		USB 3 Type-C (I/O)
	USB2 Port3		USB 2 (I/O)
	USB2 Port4		USB 2 (I/O)
	USB2 Port5		CCD
	USB2 Port6		TS
	USB2 Port7		
	USB2 Port8		FP
	USB2 Port9		
	USB2 Port10		
	USB2 Port11		
	USB2 Port12		
	USB2 Port13		
	USB2 Port14		BT



Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
	USB3.1 #1	USB3.1 #2	USB3.1 #3	USB3.1 #4	USB3.1 #5	USB3.1 #6	USB3.1 #7	USB3.1 #8	USB3.1 #9	USB3.1 #10	PCIe* #5	PCIe* #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16	PCIe* #17	PCIe* #18	PCIe* #19	PCIe* #20	PCIe* #21	PCIe* #22	PCIe* #23	PCIe* #24
High Speed I/O (HSIO) Type and Lane																														
Intel® RST Support																														

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title
PCH(1/8)DMI/PCIe/USB2			Size Custom	Document Number
EHS0F M/B LA-H431PR10			Date	Wednesday, February 13, 2019
Sheet 14 of 100			Rev	1.0


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



571391_CFL_H_PDG_Rev071
To avoid floating input at the I/O pin BRI_RSP and RGI_RSP it is recommended to add a weak pull up resistor to the SoC pin with a recommended value of 20K ohm.

Security Classification		Compal Secret Data		Title	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Compal Electronics, Inc. PCH(2/8)CLK/CNV/SD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	
Custom	EHS0F M/B LA-H431PR10			1.0	
Date:	Wednesday, February 13, 2019	Sheet	15	of	100


Raptor




can remove if no use DP 08/18

remove PCH DP SCLK/SDATA

DDP[B..F]CTRLDATA
This signal has a weak internal Pull-down.
0 = Port B-D is not detected.
1 = Port B,C,D is detected. (Default)
Notes:
1. The internal Pull-down is disabled after PCH_PWR0K da-assets
2. This signal is in the primary well.



intel critical net recommend




GPI0 Serial Expander (GSX) is the capability provided by the PCH to expand the GPIOs on a platform that needs more GPIOs than the ones provided by the PCH.



intel critical net recommend




CRB connect GND



* wait confirm CG7 PDG P348 quad mode support PHIK CRB PU 20k #571182_CFL_PCH_EDS_Rev1.0 recommend 100k




R2 = 5ohm for SPI dual-load



Vinafix


SPI ROM (16MByte)



PCH_SPL_SI_0_R	RH107	1	2	33	0.402	1%	PCH_SPL_SI_L_R
PCH_SPL_SO_0_R	RH108	1	2	33	0.402	1%	PCH_SPL_SO_L_R
PCH_SPL_IO3_0_R	RH109	1	2	33	0.402	1%	PCH_SPL_IO3_L_R
PCH_SPL_CLK_0_R	RH110	1	2	33	0.402	1%	PCH_SPL_CLK_L_R
PCH_SPL_IO2_0_R	RH111	1	2	33	0.402	1%	PCH_SPL_IO2_L_R

intel PDG 1.8
33 ohm for 3.3V for singel load
place 500 mil from PCH




note : 1050 Use 8M rom



EH50F:main source change to SA00000H00

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	PCH(3/8)DDC/SPI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	1.0
Custom	EH50F M/B LA-H431PR10			Date:	Wednesday, February 13, 2019
		Sheet	16	of	100













#571391_CFL_H_PDG_Rev0p5
 • eSPI clock and eSPI data mismatched: <500 mils.
 • eSPI clock and eSPI chip select mismatched: <500 mils.
 • eSPI signal maximum 9 Vias
 * If DATA signals are entirely routed on MS, stuff the resistor with 15 Ohm.



Security Classification		Compal Secret Data	
Issued Date	2019/12/28	Deciphered Date	2019/12/28

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Secret Data		Title	
Compal Secret Data		PCIE/SATA/USB3/eSPI	
Size	Document Number	Date	Rev
Custom	EHS0F M/B LA-H431PR10	Wednesday, February 13, 2019	1.0
Date		Sheet	of
Date		17	100



VGA ID	VGA_ID2 GPP_D10	VGA_ID1 GPP_D9
Default	0	0
Reserved	0	1
Reserved	1	0
Reserved	1	1




Project ID	Project_ID1 GPP_D12	Project_ID0 GPP_D11
EH50F(2060 WO RD)	0	0
EH50F(2060 W RD)	0	1
EH5VF(2050 WO RD)	1	0
EH5VF(2050 W RD)	1	1

SCI capability is available on all GPIOs
 PCH GPIOs that can be routed to generate SMI# or NMI:
 • GPP_B14, GPP_B20, GPP_B23
 • GPP_C[23:22]
 • GPP_D[4:0]
 • GPP_E[8:0]
 • GPP_I[3:0]
 • GPP_G[7:0] (support SMI# only).





The voltage of all GPIO pads in each GPP group is determined by the voltage supplied to the group (either 3.3V or 1.8V), except for GPP_I and GPP_J group, (which are 3.3V only), and GPP_J group (which is 1.8V only).

All GPIOs have programmable internal pull-up/pull-down resistors which are off by default. The internal pull-up/pull-down for each GPIO can be enabled by BIOS programming.





Security Classification		Compal Secret Data		Title	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Compal Electronics, Inc. PCH(6/8)GPIO/I2C/UART/STRAP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Wednesday, February 13, 2019
				Sheet	19 of 100



Security Classification		Compal Secret Data		Title			
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Compal Electronics, Inc.			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH(8/8)GND/RSVD			
				Size	Document Number	Rev	
				Custom	EHS0F M/B LA-H431PR10	1.0	
Date:	Wednesday, February 13, 2019	Sheet	21	of	100		



ON semi : Add QG549 for S3/S4/S5
reduce power consumption when S3/S4/S5




Vinafix

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	OVR-M
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	EH50F M/B LA-H431PR10
				Date:	Wednesday, February 13, 2019
				Sheet	22 of 100
				Rev	1.0

CHANNEL-A BOT REVERSE (4mm)


Interleaved Memory

TOP: JDIMM1 CONN Non-ECC DIMM



PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM


SPD ADDRESS FOR CHANNEL A :
 WRITE ADDRESS: 0XA0
 READ ADDRESS: 0XA1
 SA0 = 0; SA1 = 0; SA2 = 0.
 DDR4 POR OPERATING SPEED: 1867 MT/S
 STRETCH GOAL IS 2133 MT/S



CHANNEL-B

BOT STD (4mm) Interleaved Memory

TOP: JDIMM2 CONN Non-ECC DIMM





PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM


SPD ADDRESS FOR CHANNEL B :
WRITE ADDRESS: 0XA4
READ ADDRESS: 0XA3
SA0 = 0; SA1 = 1; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S

Layout Note:
Place near JDIMM2.257,259



Layout Note:
Place near JDIMM2.258



Layout Note:
PLACE THE CAP WITHIN 200 MILS FROM THE JDIMM2




Layout Note:
Place near JDIMM2




PLACE NEAR TO PIN

Part Number: SP07001HW00
Part Value: S SOCKET LOTES ADDR0205-P001A DDR4 STD





For ECC DIMM




VREF traces should be at least 20 mils wide with 20 mils spacing to other signals


Security Classification	Compal Secret Data		Title	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	DDRV CHB: DIMM0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Wednesday, February 13, 2019	Sheet	24 of 100	EH50F MIB LA-H431PR10



Security Classification	Compal Secret Data		Title	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	N18E-G3(2/8) DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Wednesday, February 13, 2019				Sheet 26 of 100









HDMI 2.0



Under GPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N18E-G3(3/8) eDP,HDMI			
				Size	Document Number	Rev	1.0
				EH50F M/B LA-H431PR10		Date:	Wednesday, February 13, 2019






N18E CRB probe circuit

Place under GPU



Security Classification	2018/12/28	Compal Secret Data	2019/12/28	Title	Compal Electronics, Inc.	
Issued Date	2018/12/28	Designated Date	2019/12/28	Doc#	N18E-G3(5R) Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0	
Date:	Wednesday, February 13, 2019	Sheet	2	of	100	



The Strap for ROM_SO should be 10K while all others are 100K.


	(LSB)	(MSB)	(LSB)	(MSB)					
G-sync with VGA device	Strap0	Strap1	Strap2	Strap3	Strap4	Strap5	ROM_SO	ROM_SI	ROM_SCLK
Samsung K4Z80325BC-HC14	PD 100kOhm	PD 100kOhm	PD 100kOhm	PU 100kOhm	PD 100kOhm	PD 100kOhm	PD 10kOhm	PD 100kOhm	PD 100kOhm
MICRON MT61K256M32JE-14:A	PU 100kOhm	PD 100kOhm	PD 100kOhm	PU 100kOhm	PD 100kOhm	PD 100kOhm	PD 10kOhm	PD 100kOhm	PD 100kOhm

Table 1. N18E-G3 GDDR6 Recommended Memories

Memory Density & ID	Allowed Memory Configuration	FBVDD/Q and 1.35V ¹	Vendor	Manufacturer Part Number	Die Revision	Package	Memory Speed Grade	Date Code	Pin Plan	Status
2Gb/56pin	2Gb/56pin	1.35V	Micro	M1K1826A32JE-14:A	A	00	14 Gbps	N/A	Full	Production candidate
		1.35V ¹	Samsung	K4Z80325BC-HC14		00	14 Gbps	N/A	Full	Production candidate


Notes:
 1. For N18E-G3, the maximum allowable memory case temperature is 95 °C.
 2. DVS is required. WCK TBD

N18E CS# add 33ohm




DGPU VBIOS ROM 8Mb
P/N : SA0009QP00

Vinafix







Security Classification	Compal Secret Data		Title	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	N18E-G3(7/8) Strap_ROM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Wednesday, February 13, 2019				Sheet 31 of 100

Pull down NVHS_DVDD, NVHS_CVDD, NVHS_HVDD, NVHS_PLL_HVDD rails to GND with 10K Resistor




N18E-G3	
NVHS RX/TX	N/A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N18E-G3(8/8) NVLINK	
Size	Document Number			Rev	
	EH50F M/B LA-H431PR10			1.0	
Date:	Wednesday, February 13, 2019	Sheet	32	of 100	



FBx_CMD0	GPU FB Channel 0 (Data Bits [1:0]) [Bytes 0, 1, 2, 3]	FBx_CMD1	GPU FB Channel 0 (Data Bits [1:0]) [Bytes 4, 5, 6, 7]	FBx_CMD2	GPU FB Channel 0 (Data Bits [1:0]) [Bytes 8, 9, 10, 11]	FBx_CMD3	GPU FB Channel 0 (Data Bits [1:0]) [Bytes 12, 13, 14, 15]
FBx_CMD0	Bytes 0, 1: CA2_A	FBx_CMD1	Bytes 4, 5: CA2_B	FBx_CMD2	Bytes 8, 9: CA2_C	FBx_CMD3	Bytes 12, 13: CA2_D
FBx_CMD4	Bytes 0, 1: CA2_E	FBx_CMD5	Bytes 4, 5: CA2_F	FBx_CMD6	Bytes 8, 9: CA2_G	FBx_CMD7	Bytes 12, 13: CA2_H
FBx_CMD8	Bytes 0, 1: CA2_I	FBx_CMD9	Bytes 4, 5: CA2_J	FBx_CMD10	Bytes 8, 9: CA2_K	FBx_CMD11	Bytes 12, 13: CA2_L
FBx_CMD12	Bytes 0, 1: CA2_M	FBx_CMD13	Bytes 4, 5: CA2_N	FBx_CMD14	Bytes 8, 9: CA2_O	FBx_CMD15	Bytes 12, 13: CA2_P
FBx_CMD16	Bytes 0, 1: CA2_Q	FBx_CMD17	Bytes 4, 5: CA2_R	FBx_CMD18	Bytes 8, 9: CA2_S	FBx_CMD19	Bytes 12, 13: CA2_T
FBx_CMD20	Bytes 0, 1: CA2_U	FBx_CMD21	Bytes 4, 5: CA2_V	FBx_CMD22	Bytes 8, 9: CA2_W	FBx_CMD23	Bytes 12, 13: CA2_X
FBx_CMD24	Bytes 0, 1: CA2_Y	FBx_CMD25	Bytes 4, 5: CA2_Z	FBx_CMD26	Bytes 8, 9: CA2_AA	FBx_CMD27	Bytes 12, 13: CA2_AB
FBx_CMD28	Bytes 0, 1: CA2_AC	FBx_CMD29	Bytes 4, 5: CA2_AD	FBx_CMD30	Bytes 8, 9: CA2_AE	FBx_CMD31	Bytes 12, 13: CA2_AF
FBx_CMD32	Bytes 0, 1: CA2_AG	FBx_CMD33	Bytes 4, 5: CA2_AH	FBx_CMD34	Bytes 8, 9: CA2_AI	FBx_CMD35	Bytes 12, 13: CA2_AJ
FBx_CMD36	Bytes 0, 1: CA2_AK	FBx_CMD37	Bytes 4, 5: CA2_AL	FBx_CMD38	Bytes 8, 9: CA2_AM	FBx_CMD39	Bytes 12, 13: CA2_AN
FBx_CMD40	Bytes 0, 1: CA2_AO	FBx_CMD41	Bytes 4, 5: CA2_AP	FBx_CMD42	Bytes 8, 9: CA2_AQ	FBx_CMD43	Bytes 12, 13: CA2_AR
FBx_CMD44	Bytes 0, 1: CA2_AS	FBx_CMD45	Bytes 4, 5: CA2_AT	FBx_CMD46	Bytes 8, 9: CA2_AU	FBx_CMD47	Bytes 12, 13: CA2_AV
FBx_CMD48	Bytes 0, 1: CA2_AW	FBx_CMD49	Bytes 4, 5: CA2_AX	FBx_CMD50	Bytes 8, 9: CA2_AY	FBx_CMD51	Bytes 12, 13: CA2_AZ
FBx_CMD52	Bytes 0, 1: CA2_BA	FBx_CMD53	Bytes 4, 5: CA2_BB	FBx_CMD54	Bytes 8, 9: CA2_BC	FBx_CMD55	Bytes 12, 13: CA2 BD
FBx_CMD56	Bytes 0, 1: CA2_BE	FBx_CMD57	Bytes 4, 5: CA2_BF	FBx_CMD58	Bytes 8, 9: CA2_BG	FBx_CMD59	Bytes 12, 13: CA2_BH
FBx_CMD60	Bytes 0, 1: CA2_BI	FBx_CMD61	Bytes 4, 5: CA2_BJ	FBx_CMD62	Bytes 8, 9: CA2_BK	FBx_CMD63	Bytes 12, 13: CA2_BL
FBx_CMD64	Bytes 0, 1: CA2_BM	FBx_CMD65	Bytes 4, 5: CA2_BN	FBx_CMD66	Bytes 8, 9: CA2_BO	FBx_CMD67	Bytes 12, 13: CA2_BP
FBx_CMD68	Bytes 0, 1: CA2_BQ	FBx_CMD69	Bytes 4, 5: CA2_BR	FBx_CMD70	Bytes 8, 9: CA2_BS	FBx_CMD71	Bytes 12, 13: CA2_BT
FBx_CMD72	Bytes 0, 1: CA2_BU	FBx_CMD73	Bytes 4, 5: CA2_BV	FBx_CMD74	Bytes 8, 9: CA2_BW	FBx_CMD75	Bytes 12, 13: CA2_BX
FBx_CMD76	Bytes 0, 1: CA2_BY	FBx_CMD77	Bytes 4, 5: CA2_BZ	FBx_CMD78	Bytes 8, 9: CA2_CA	FBx_CMD79	Bytes 12, 13: CA2_CB
FBx_CMD80	Bytes 0, 1: CA2_CC	FBx_CMD81	Bytes 4, 5: CA2_CD	FBx_CMD82	Bytes 8, 9: CA2_CE	FBx_CMD83	Bytes 12, 13: CA2_CF
FBx_CMD84	Bytes 0, 1: CA2_CD	FBx_CMD85	Bytes 4, 5: CA2_CE	FBx_CMD86	Bytes 8, 9: CA2_CF	FBx_CMD87	Bytes 12, 13: CA2 CG
FBx_CMD88	Bytes 0, 1: CA2_CH	FBx_CMD89	Bytes 4, 5: CA2_CI	FBx_CMD90	Bytes 8, 9: CA2_CJ	FBx_CMD91	Bytes 12, 13: CA2_CK
FBx_CMD92	Bytes 0, 1: CA2_CL	FBx_CMD93	Bytes 4, 5: CA2_CM	FBx_CMD94	Bytes 8, 9: CA2_CN	FBx_CMD95	Bytes 12, 13: CA2_CO
FBx_CMD96	Bytes 0, 1: CA2_CP	FBx_CMD97	Bytes 4, 5: CA2_CQ	FBx_CMD98	Bytes 8, 9: CA2_CR	FBx_CMD99	Bytes 12, 13: CA2_CS
FBx_CMD100	Bytes 0, 1: CA2_CT	FBx_CMD101	Bytes 4, 5: CA2_CU	FBx_CMD102	Bytes 8, 9: CA2_CV	FBx_CMD103	Bytes 12, 13: CA2_CW
FBx_CMD104	Bytes 0, 1: CA2_CX	FBx_CMD105	Bytes 4, 5: CA2_CY	FBx_CMD106	Bytes 8, 9: CA2_CZ	FBx_CMD107	Bytes 12, 13: CA2 DA
FBx_CMD108	Bytes 0, 1: CA2_DA	FBx_CMD109	Bytes 4, 5: CA2_DB	FBx_CMD110	Bytes 8, 9: CA2_DC	FBx_CMD111	Bytes 12, 13: CA2_DD
FBx_CMD112	Bytes 0, 1: CA2_DE	FBx_CMD113	Bytes 4, 5: CA2_DF	FBx_CMD114	Bytes 8, 9: CA2_DG	FBx_CMD115	Bytes 12, 13: CA2_DE
FBx_CMD116	Bytes 0, 1: CA2_DH	FBx_CMD117	Bytes 4, 5: CA2_DI	FBx_CMD118	Bytes 8, 9: CA2_DJ	FBx_CMD119	Bytes 12, 13: CA2_DK
FBx_CMD120	Bytes 0, 1: CA2_DL	FBx_CMD121	Bytes 4, 5: CA2_DM	FBx_CMD122	Bytes 8, 9: CA2_DN	FBx_CMD123	Bytes 12, 13: CA2_DO
FBx_CMD124	Bytes 0, 1: CA2_DP	FBx_CMD125	Bytes 4, 5: CA2_DQ	FBx_CMD126	Bytes 8, 9: CA2_DR	FBx_CMD127	Bytes 12, 13: CA2_DS
FBx_CMD128	Bytes 0, 1: CA2_DT	FBx_CMD129	Bytes 4, 5: CA2_DU	FBx_CMD130	Bytes 8, 9: CA2_DV	FBx_CMD131	Bytes 12, 13: CA2_DW
FBx_CMD132	Bytes 0, 1: CA2_DX	FBx_CMD133	Bytes 4, 5: CA2_DY	FBx_CMD134	Bytes 8, 9: CA2_DZ	FBx_CMD135	Bytes 12, 13: CA2 EA
FBx_CMD136	Bytes 0, 1: CA2_EA	FBx_CMD137	Bytes 4, 5: CA2_EB	FBx_CMD138	Bytes 8, 9: CA2_EC	FBx_CMD139	Bytes 12, 13: CA2_ED
FBx_CMD140	Bytes 0, 1: CA2_EC	FBx_CMD141	Bytes 4, 5: CA2_ED	FBx_CMD142	Bytes 8, 9: CA2_EE	FBx_CMD143	Bytes 12, 13: CA2_EF
FBx_CMD144	Bytes 0, 1: CA2_EF	FBx_CMD145	Bytes 4, 5: CA2_EG	FBx_CMD146	Bytes 8, 9: CA2_EH	FBx_CMD147	Bytes 12, 13: CA2_EI
FBx_CMD148	Bytes 0, 1: CA2_EJ	FBx_CMD149	Bytes 4, 5: CA2_EK	FBx_CMD150	Bytes 8, 9: CA2_EL	FBx_CMD151	Bytes 12, 13: CA2_EM
FBx_CMD152	Bytes 0, 1: CA2_EN	FBx_CMD153	Bytes 4, 5: CA2_EO	FBx_CMD154	Bytes 8, 9: CA2_EP	FBx_CMD155	Bytes 12, 13: CA2_EQ
FBx_CMD156	Bytes 0, 1: CA2_ER	FBx_CMD157	Bytes 4, 5: CA2_ES	FBx_CMD158	Bytes 8, 9: CA2_ET	FBx_CMD159	Bytes 12, 13: CA2_EU
FBx_CMD160	Bytes 0, 1: CA2_EV	FBx_CMD161	Bytes 4, 5: CA2_EW	FBx_CMD162	Bytes 8, 9: CA2_EX	FBx_CMD163	Bytes 12, 13: CA2_EY
FBx_CMD164	Bytes 0, 1: CA2_EZ	FBx_CMD165	Bytes 4, 5: CA2_FA	FBx_CMD166	Bytes 8, 9: CA2_FB	FBx_CMD167	Bytes 12, 13: CA2_FC
FBx_CMD168	Bytes 0, 1: CA2_FD	FBx_CMD169	Bytes 4, 5: CA2_FE	FBx_CMD170	Bytes 8, 9: CA2_FF	FBx_CMD171	Bytes 12, 13: CA2_FD
FBx_CMD172	Bytes 0, 1: CA2_FF	FBx_CMD173	Bytes 4, 5: CA2_FG	FBx_CMD174	Bytes 8, 9: CA2_FH	FBx_CMD175	Bytes 12, 13: CA2_FI
FBx_CMD176	Bytes 0, 1: CA2_FJ	FBx_CMD177	Bytes 4, 5: CA2_FK	FBx_CMD178	Bytes 8, 9: CA2_FL	FBx_CMD179	Bytes 12, 13: CA2_FL
FBx_CMD180	Bytes 0, 1: CA2_FM	FBx_CMD181	Bytes 4, 5: CA2_FN	FBx_CMD182	Bytes 8, 9: CA2_FO	FBx_CMD183	Bytes 12, 13: CA2_FO
FBx_CMD184	Bytes 0, 1: CA2_FP	FBx_CMD185	Bytes 4, 5: CA2_FQ	FBx_CMD186	Bytes 8, 9: CA2_FR	FBx_CMD187	Bytes 12, 13: CA2_FS
FBx_CMD188	Bytes 0, 1: CA2_FT	FBx_CMD189	Bytes 4, 5: CA2_FU	FBx_CMD190	Bytes 8, 9: CA2_FV	FBx_CMD191	Bytes 12, 13: CA2_FT
FBx_CMD192	Bytes 0, 1: CA2_FV	FBx_CMD193	Bytes 4, 5: CA2_FW	FBx_CMD194	Bytes 8, 9: CA2_FX	FBx_CMD195	Bytes 12, 13: CA2_FY
FBx_CMD196	Bytes 0, 1: CA2_FY	FBx_CMD197	Bytes 4, 5: CA2_FZ	FBx_CMD198	Bytes 8, 9: CA2_GA	FBx_CMD199	Bytes 12, 13: CA2_GB
FBx_CMD200	Bytes 0, 1: CA2_GB	FBx_CMD201	Bytes 4, 5: CA2_GC	FBx_CMD202	Bytes 8, 9: CA2_GD	FBx_CMD203	Bytes 12, 13: CA2_GD
FBx_CMD204	Bytes 0, 1: CA2_GD	FBx_CMD205	Bytes 4, 5: CA2_GE	FBx_CMD206	Bytes 8, 9: CA2_GE	FBx_CMD207	Bytes 12, 13: CA2_GE
FBx_CMD208	Bytes 0, 1: CA2_GE	FBx_CMD209	Bytes 4, 5: CA2_GF	FBx_CMD210	Bytes 8, 9: CA2_GF	FBx_CMD211	Bytes 12, 13: CA2_GF
FBx_CMD212	Bytes 0, 1: CA2_GF	FBx_CMD213	Bytes 4, 5: CA2_GG	FBx_CMD214	Bytes 8, 9: CA2_GG	FBx_CMD215	Bytes 12, 13: CA2_GG
FBx_CMD216	Bytes 0, 1: CA2_GG	FBx_CMD217	Bytes 4, 5: CA2_GH	FBx_CMD218	Bytes 8, 9: CA2_GH	FBx_CMD219	Bytes 12, 13: CA2_GH
FBx_CMD220	Bytes 0, 1: CA2_GH	FBx_CMD221	Bytes 4, 5: CA2_GI	FBx_CMD222	Bytes 8, 9: CA2_GI	FBx_CMD223	Bytes 12, 13: CA2_GI
FBx_CMD224	Bytes 0, 1: CA2_GI	FBx_CMD225	Bytes 4, 5: CA2_GJ	FBx_CMD226	Bytes 8, 9: CA2_GJ	FBx_CMD227	Bytes 12, 13: CA2_GJ
FBx_CMD228	Bytes 0, 1: CA2_GJ	FBx_CMD229	Bytes 4, 5: CA2_GK	FBx_CMD230	Bytes 8, 9: CA2_GK	FBx_CMD231	Bytes 12, 13: CA2_GK
FBx_CMD232	Bytes 0, 1: CA2_GK	FBx_CMD233	Bytes 4, 5: CA2_GL	FBx_CMD234	Bytes 8, 9: CA2_GL	FBx_CMD235	Bytes 12, 13: CA2_GL
FBx_CMD236	Bytes 0, 1: CA2_GL	FBx_CMD237	Bytes 4, 5: CA2_GM	FBx_CMD238	Bytes 8, 9: CA2_GM	FBx_CMD239	Bytes 12, 13: CA2_GM
FBx_CMD240	Bytes 0, 1: CA2_GM	FBx_CMD241	Bytes 4, 5: CA2_GN	FBx_CMD242	Bytes 8, 9: CA2_GN	FBx_CMD243	Bytes 12, 13: CA2_GN
FBx_CMD244	Bytes 0, 1: CA2_GN	FBx_CMD245	Bytes 4, 5: CA2_GO	FBx_CMD246	Bytes 8, 9: CA2_GO	FBx_CMD247	Bytes 12, 13: CA2_GO
FBx_CMD248	Bytes 0, 1: CA2_GO	FBx_CMD249	Bytes 4, 5: CA2_GP	FBx_CMD250	Bytes 8, 9: CA2_GP	FBx_CMD251	Bytes 12, 13: CA2_GP
FBx_CMD252	Bytes 0, 1: CA2_GP	FBx_CMD253	Bytes 4, 5: CA2_GQ	FBx_CMD254	Bytes 8, 9: CA2_GQ	FBx_CMD255	Bytes 12, 13: CA2_GQ
FBx_CMD256	Bytes 0, 1: CA2_GQ	FBx_CMD257	Bytes 4, 5: CA2_GR	FBx_CMD258	Bytes 8, 9: CA2_GR	FBx_CMD259	Bytes 12, 13: CA2_GR
FBx_CMD260	Bytes 0, 1: CA2_GR	FBx_CMD261	Bytes 4, 5: CA2_GS	FBx_CMD262	Bytes 8, 9: CA2_GS	FBx_CMD263	Bytes 12, 13: CA2_GS
FBx_CMD264	Bytes 0, 1: CA2_GS	FBx_CMD265	Bytes 4, 5: CA2_GT	FBx_CMD266	Bytes 8, 9: CA2_GT	FBx_CMD267	Bytes 12, 13: CA2_GT
FBx_CMD268	Bytes 0, 1: CA2_GT	FBx_CMD269	Bytes 4, 5: CA2_GU	FBx_CMD270	Bytes 8, 9: CA2_GU	FBx_CMD271	Bytes 12, 13: CA2_GT
FBx_CMD272	Bytes 0, 1: CA2_GU	FBx_CMD273	Bytes 4, 5: CA2_GV	FBx_CMD274	Bytes 8, 9: CA2_GV	FBx_CMD275	Bytes 12, 13: CA2_GV
FBx_CMD276	Bytes 0, 1: CA2_GV	FBx_CMD277	Bytes 4, 5: CA2_GW	FBx_CMD278	Bytes 8, 9: CA2_GW	FBx_CMD279	Bytes 12, 13: CA2_GW
FBx_CMD280	Bytes 0, 1: CA2_GW	FBx_CMD281	Bytes 4, 5: CA2_GX	FBx_CMD282	Bytes 8, 9: CA2_GX	FBx_CMD283	Bytes 12, 13: CA2_GX
FBx_CMD284	Bytes 0, 1: CA2_GX	FBx_CMD285	Bytes 4, 5: CA2_GY	FBx_CMD286	Bytes 8, 9: CA2_GY	FBx_CMD287	Bytes 12, 13: CA2_GY
FBx_CMD288	Bytes 0, 1: CA2_GY	FBx_CMD289	Bytes 4, 5: CA2_GZ	FBx_CMD290	Bytes 8, 9: CA2_GZ	FBx_CMD291	Bytes 12, 13: CA2_GZ
FBx_CMD292	Bytes 0, 1: CA2_GZ	FBx_CMD293	Bytes 4, 5: CA2_HA	FBx_CMD294	Bytes 8, 9: CA2_HA	FBx_CMD295	Bytes 12, 13: CA2_HA
FBx_CMD296	Bytes 0, 1: CA2_HA	FBx_CMD297	Bytes 4, 5: CA2_HB	FBx_CMD298	Bytes 8, 9: CA2_HB	FBx_CMD299	Bytes 12, 13: CA2_HB
FBx_CMD300	Bytes 0, 1: CA2_HB	FBx_CMD301	Bytes 4, 5: CA2_HC	FBx_CMD302	Bytes 8, 9: CA2_HC	FBx_CMD303	Bytes 12, 13: CA2_HC
FBx_CMD304	Bytes 0, 1: CA2_HC	FBx_CMD305	Bytes 4, 5: CA2_HD	FBx_CMD306	Bytes 8, 9: CA2_HD	FBx_CMD307	Bytes 12, 13: CA2_HD
FBx_CMD308	Bytes 0, 1: CA2_HD	FBx_CMD309	Bytes 4, 5: CA2_HE	FBx_CMD310	Bytes 8, 9: CA2_HE	FBx_CMD311	Bytes 12, 13: CA2_HD
FBx_CMD312	Bytes 0, 1: CA2_HE	FBx_CMD313	Bytes 4, 5: CA2_HF	FBx_CMD314	Bytes 8, 9: CA2_HF	FBx_CMD315	Bytes 12, 13: CA2_HF
FBx_CMD316	Bytes 0, 1: CA2_HF	FBx_CMD317	Bytes 4, 5: CA2_HG	FBx_CMD318	Bytes 8, 9: CA2_HG	FBx_CMD319	Bytes 12, 13: CA2_HG
FBx_CMD320	Bytes 0, 1: CA2_HG	FBx_CMD321	Bytes 4, 5: CA2_HH	FBx_CMD322	Bytes 8, 9: CA2_HH	FBx_CMD323	Bytes 12, 13: CA2_HH
FBx_CMD324	Bytes 0, 1: CA2_HH	FBx_CMD325	Bytes 4, 5: CA2_HI	FBx_CMD326	Bytes 8, 9: CA2_HI	FBx_CMD327	Bytes 12, 13: CA2_HI
FBx_CMD328	Bytes 0, 1: CA2_HI	FBx_CMD329	Bytes 4, 5: CA2_HJ	FBx_CMD330	Bytes 8, 9: CA2_HJ	FBx_CMD331	Bytes 12, 13: CA2_HI
FBx_CMD332	Bytes 0, 1: CA2_HJ	FBx_CMD333	Bytes 4, 5: CA2_HK	FBx_CMD334	Bytes 8, 9: CA2_HK	FBx_CMD335	Bytes 12, 13: CA2_HK
FBx_CMD336	Bytes 0, 1: CA2_HK	FBx_CMD337	Bytes 4, 5: CA2_HL	FBx_CMD338	Bytes 8, 9: CA2_HL	FBx_CMD339	Bytes 12, 13: CA2_HK
FBx_CMD340	Bytes 0, 1: CA2_HL	FBx_CMD341	Bytes 4, 5: CA2_HM	FBx_CMD342	Bytes 8, 9: CA2_HM	FBx_CMD343	Bytes 12, 13: CA2_HM
FBx_CMD344	Bytes 0, 1: CA2_HM	FBx_CMD345	Bytes 4, 5: CA2_HN	FBx_CMD346	Bytes 8, 9: CA2_HN	FBx_CMD347	Bytes 12, 13: CA2_HM
FBx_CMD348	Bytes 0, 1: CA2_HN	FBx_CMD349	Bytes 4, 5: CA2_HO	FBx_CMD350	Bytes 8, 9: CA2_HO	FBx_CMD351	Bytes 12, 13: CA2_HO
FBx_CMD352	Bytes 0, 1: CA2_HO	FBx_CMD353	Bytes 4, 5: CA2_HP	FBx_CMD354	Bytes 8, 9: CA2_HP	FBx_CMD355	Bytes 12, 13: CA2_HO
FBx_CMD356	Bytes						




GB4B-256	GPU FB Channel 0 (Data Bits [31:0])	GB4B-256	GPU FB Channel 1 (Data Bits [63:32])
Fb_CAD0	Bytes 0,1: CAD_A Bytes 2,3: CAD_B	Fb_CAD16	Bytes 4,5: CAD_A Bytes 6,7: CAD_B
Fb_CAD1	Bytes 0,1: CAS_A Bytes 2,3: CAS_B	Fb_CAD17	Bytes 4,5: CAS_A Bytes 6,7: CAS_B
Fb_CAD2	Bytes 0,1: RSTT	Fb_CAD18	Bytes 4,7: RSTT
Fb_CAD3	Bytes 0,1: CA2_A Bytes 2,3: CA2_B	Fb_CAD19	Bytes 4,5: CA2_A Bytes 6,7: CA2_B
Fb_CAD4	Bytes 0,1: CA2_A Bytes 2,3: CA2_B	Fb_CAD20	Bytes 4,5: CA2_A Bytes 6,7: CA2_B
Fb_CAD5	Bytes 0,1: CA2_A Bytes 2,3: CA2_B	Fb_CAD21	Bytes 4,5: CA2_A Bytes 6,7: CA2_B
Fb_CAD6	Bytes 0,1: CA2_A Bytes 2,3: CA2_B	Fb_CAD22	Bytes 4,5: CA2_A Bytes 6,7: CA2_B

GB4B-256	GPU FB Channel 0 (Data Bits [1:0])	GB4B-256	GPU FB Channel 1 (Data Bits [4:3:2])
Fb_CAD7	Bytes 0,1: CA2_A Bytes 2,3: CA2_B	Fb_CAD23	Bytes 4,5: CA2_A Bytes 6,7: CA2_B
Fb_CAD8	Bytes 0,1: CA2_A Bytes 2,3: CA2_B	Fb_CAD24	Bytes 4,5: CA2_A Bytes 6,7: CA2_B
Fb_CAD9	Bytes 0,1: CA2_A Bytes 2,3: CA2_B	Fb_CAD25	Bytes 4,5: CA2_A Bytes 6,7: CA2_B
Fb_CAD10	Bytes 0,1: CA2_A Bytes 2,3: CA2_B	Fb_CAD26	Bytes 4,5: CA2_A Bytes 6,7: CA2_B
Fb_CAD11	Bytes 0,1: CA2_A Bytes 2,3: CA2_B	Fb_CAD27	Bytes 4,5: CA2_A Bytes 6,7: CA2_B
Fb_CAD12	Bytes 0,1: CA2_A Bytes 2,3: CA2_B	Fb_CAD28	Bytes 4,5: CA2_A Bytes 6,7: CA2_B
Fb_CAD13	Bytes 0,1: CA2_A Bytes 2,3: CA2_B	Fb_CAD29	Bytes 4,5: CA2_A Bytes 6,7: CA2_B

GB4B-256	GPU FB Channel 0 (Data Bits [31:0])	GB4B-256	GPU FB Channel 1 (Data Bits [63:32])
Fb_CAD14	Bytes 0,1: CA2_A Bytes 2,3: CA2_B	Fb_CAD30	Bytes 4,5: CA2_A Bytes 6,7: CA2_B
Fb_CAD15	Bytes 0,1: CA2_A Bytes 2,3: CA2_B	Fb_CAD31	Bytes 4,5: CA2_A Bytes 6,7: CA2_B
Fb_CAD22	Bytes 0,1: CA2_A Bytes 2,3: CA2_B	Fb_CAD33	Bytes 4,5: CA2_A Bytes 6,7: CA2_B

GB4B-256	GPU FB Channel 0 B 1	DEBU0 ¹	DEBU1 ¹
Fb_CAD34			
Fb_CAD35			

Notes:
 1. GPU (debug pins) not connected to DRAM.
 2. Bytes 0,1 correspond to DRAM Channel A; Bytes 2,3 correspond to DRAM Channel B.
 3. Bytes 4,5 correspond to DRAM Channel A; Bytes 6,7 correspond to DRAM Channel B.




Security Classification	Confidential		Compul Secret Data	Compul Electronics, Inc.
Issued Date	2019/12/28	Discontinued Date	2019/12/28	
THE SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAUL ELECTRONICAL, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY UNAUTHORIZED REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAUL ELECTRONICAL, INC. IS STRICTLY PROHIBITED.				
Doc No.	EHSOF_M/R_LA-H431PR10		Rev	1A
Date:	Wednesday, February 13, 2019	Sheet	35	of 100

Reserve Page

Security Classification	Compal Secret Data		<i>Compal Electronics, Inc.</i>	
Issued Date	2018/12/28	Declassified Date	2018/12/28	Title
				Reserve Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.</small>				DocuSign Number
				Size
				EH50F M/R LA-H431PR10
				Date
				Wednesday, February 13, 2019 10:28:38 AM 38 of 100



remove GPK



Reserve for 1.8V O.D. pin.


Vinafix

+1.8VALW to +1.8VSDGPU_AON & +3VS to +3VSDGPU




3VSDGPU_EN_GC6

+1.8VALW to +1.8VSDGPU_MAIN




1.8VSDGPU_MAIN_EN_FGC6




EH50F change to AOZ1334DI-02

For Power down sequence









+3VSD_GPU discharge if need




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title		
				N18E-GPU Power control		
				Size	Document Number	Rev
				EH50F M/B LA-H431PR10		1.0
				Date:	Wednesday, February 13, 2019	Sheet 37 of 100

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


LCD POWER CIRCUIT





USB Touch Screen



Camera




LED PANEL Conn.






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	
				eDP CONN.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	
Custom	EHS0F M/B LA-H431PR10			1.0	
Date:	Wednesday, February 13, 2019	Sheet	38	of 100	




Display Port



to PCH



need check pin4 CFG1



0921 change souce to +3VALW, CTRL to SUSP#



OE#	S	INPUT/OUTPUT A	Function
L	L	B1	A=B1
L	H	B2	A=B2
H	X	Z	NC

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	
				DP CONN	
Size Custom		Document Number		Rev	
		EH50F M/B LA-H431PR10		1.0	
Date:		Wednesday, February 13, 2019		Sheet 39 of 100	




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<27> GPU_DP2_P3	CY22	1	2	.1U	0402	16V7K	HDMI_CLKP
<27> GPU_DP2_N3	CY24	1	2	.1U	0402	16V7K	HDMI_CLKN
<27> GPU_DP2_P2	CY16	1	2	.1U	0402	16V7K	HDMI_TX_P0
<27> GPU_DP2_N2	CY17	1	2	.1U	0402	16V7K	HDMI_TX_N0
<27> GPU_DP2_P1	CY18	1	2	.1U	0402	16V7K	HDMI_TX_P1
<27> GPU_DP2_N1	CY19	1	2	.1U	0402	16V7K	HDMI_TX_N1
<27> GPU_DP2_P0	CY20	1	2	.1U	0402	16V7K	HDMI_TX_P2
<27> GPU_DP2_N0	CY21	1	2	.1U	0402	16V7K	HDMI_TX_N2


Raptor







EMI request



to PCH



RY11 design guide rev2.0 use 20K pull down.




HDMI ROYALTY
ROYALTY HDMI W/LOGO+HDCP
RQ0000003HM
45@

P/N: SC300002900, S DIO(BR) AZC199-04S.R7G SOT23-6 ESD


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				EH50F M/B LA-H431PR10	
				Date: Wednesday, February 13, 2019	Rev 1.0
				Sheet 40	of 100

Reserve Page







Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	Reserve Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Custom	Document Number
Date:	Wednesday, February 13, 2019			Sheet	41 of 100





Close to Pin19



USB3.0 (Port 2)





Close to Pin13



M1	M0	MODE
L	H	0.9A
H	L	1.5A
H	H	3A







TYPE_C_1P5A_EC	MODE	limit point	Condition
H	3A	3.5A	AC mode or Battery >30%
L	1.5A	1.92A	Battery <30% when DC mode

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CC+USB TYPE C	
Size Custom	Document Number	EH50F M/B LA-H431PR10		Rev	1.0
Date:	Wednesday, February 13, 2019	Sheet	42	of	100



Initial Current mode selection	
USBC_EN	V BUS
L	0
L	0
H	0
H	1

G518 MOS Current Limit				
GPP_B1 (TYPEC_1P5A)	GPP_B4 (TYPEC_3A)	RSET(kΩ)	MODE	limit point
L	L	6.2	0.9A	1.09A
L	H	3.53	1.5A	1.92A
H	L	2.54	2A	2.67A
*H	H	1.94	3A	3.5A



CC1_VCONN & CC2_VCONN need 20mil trace width.

Security Classification		Compal Secret Data		Title	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CC+USB TYPE C	
Size Custom	Document Number	Date		Sheet	Rev
	EH50F M/B LA-H431PR10	Wednesday, February 13, 2019		43 of 100	1.0

Reserve Page

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Reserve Page	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			Size	Document Number	Rev
			Custom	EHS0F M/B LA-H431PR10	1.0
Date:			Wednesday, February 13, 2019	Sheet	44 of 100

Reserve Page

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Reserve Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Rev 1.0
SS50 Custom	Document Number	EHSOF M/B LA-H431PR10		Date: Wednesday, February 13, 2019 Sheet 45 of 100

Reserve Page

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	Reserve Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Custom	Document Number
Date:	Wednesday, February 13, 2019			Sheet	46 of 100

Reserve Page

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Title	
				Reserve Page	
Size	Document Number	Date		Rev	
Custom	EHS0F M/B LA-H431PR10	Wednesday, February 13, 2019		1.0	
				Sheet	47 of 100

Reserve Page

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	Reserve Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Custom	Document Number
Date:	Wednesday, February 13, 2019			Sheet	48 of 100



Reserve Page

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Reserve Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Rev 1.0
SS50 Custom	Document Number	EHSOF M/B LA-H431PR10		Date: Wednesday, February 13, 2019 Sheet 49 of 100


Reserve Page

Security Classification	Compal Secret Data			Title	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Reserve Page	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Custom	Document Number
Date:	Wednesday, February 13, 2019	Sheet	50	of	100

Wireless LAN



NGFF WL+BT (KEY E)



Co-layout with CNVi PH +3VS at SOC side, for win7 USB3 debug

KEY E

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				EHS0F M/B LA-H431PR10	
				Date:	Wednesday, February 13, 2019
				Sheet	52 of 100

Reserve Page

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	Reserve Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number
				Custom	EH50F M/B LA-H431PR10
				Date:	Wednesday, February 13, 2019
				Sheet	53 of 100


Reserve Page

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	Reserve Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Custom	Document Number
Date:	Wednesday, February 13, 2019	Sheet	54	of	100


Reserve Page

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	Reserve Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Custom	Document Number
Date:	Wednesday, February 13, 2019	Sheet	55	of	100

HD Audio Codec




Int. Speaker Conn.




Digital MIC

MIC BOM upload by Audio Team



Headphone Out



Security Classification	Compal Secret Data		Title	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Wednesday, February 13, 2019				Sheet 56 of 100

Compal Electronics, Inc.

HD Audio Codec ALC255

EHS0F M/B LA-H431PR10

Reserve Page



Security Classification	Compal Secret Data		Title	<i>Compal Electronics, Inc.</i>
Issued Date	2019/12/28	Deciphered Date	2019/12/28	<i>Reserve Page</i>
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			Size	Document Number
			Custom	Rev
			<i>EHS0F M/B LA-H431PR10</i>	1.0
			Date: Wednesday, February 13, 2019	Sheet 57 of 100

Reserve Page

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	Reserve Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Custom	Document Number
Date:	Wednesday, February 13, 2019	Sheet	59	of	100

Reserve Page

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	Reserve Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Custom	Document Number
Date:	Wednesday, February 13, 2019	Sheet	60	of	100



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N17 Sequence Size Document Number EH50F M/B LA-H431PR10 Date: Wednesday, February 13, 2019 Sheet 61 of 100
Rev	1.0			

Reserve Page

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size Document Number EHS0F MB LA-H431PR10
				Date: Wednesday, February 13, 2019


Reserve Page

Security Classification	Compal Secret Data			Title	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Reserve Page	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number
				Custom	EH50F M/B LA-H431PR10
Date: Wednesday, February 13, 2019		Sheet 64 of 100			




Reserve Page

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	Reserve Page	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
				Custom	EH50F M/B LA-H431PR10	
Date:	Wednesday, February 13, 2019		Sheet	65	of 100	


To Hall sensor/B



TPM




THERMAL SENSOR






Part Number NCT7718W
SMBUS ADDRESS 1001_1000b

Close to VRAM choke








Finger Print



PIN	ETU801	FA577E-1200
1	+FP_VCC (5V)	+FP_VCC (3V)
2	USBP	D+
3	USBN	D-
4	GND	GND
5	NC	NC
6	NC	NC
7	NC	NC
8	NC	NC

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sensors	
Size	Document Number	Date: Wednesday, February 13, 2019		Rev 1.0	
Custom	EHS0F M/B LA-H431PR10	Sheet 66 of 100			

SATA Re-Driver and cable HDD Conn.



Chip Enable. Internally pulled up at ~150KΩ

EN	Status
L	Chip disabled
H	Chip enabled(default)

Programmable output de-emphasis level setting for channel A. Internally tied to VDDI/2(M status).

A_DE	De_Emphasis
M	-3.5dB(Default)
L	0dB
H	-6dB

Programmable output de-emphasis level setting for channel B. Internally tied to VDDI/2(M status).

B_DE	De_Emphasis
M	-3.5dB(Default)
L	0dB
H	-6dB

Equalizer control and program for channel A. Internally tied to VDDI/2 (M status).

A_EQ2	A_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB


Equalizer control and program for channel B. Internally tied to VDDI/2(M status).

B_EQ2	B_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	
				HDD/ Re-Driver	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				EH50F	M/B LA-H431PR10
				Date:	Rev
				Wednesday, February 13, 2019	1.0
				Sheet	67 of 100

Raptor:LANE REVERSAL for SATA/PCIe Combo Lanes

SSD NGFF Slot_1 Key M (left side)




+3V5_NGFF PWR





Raptor:Use +3V5

Pull high at PCH side



Raptor:reserve for ESD


SSD NGFF Slot_2 Key M (left side)




placement close PCIE SSD side

Raptor:reserve

PEDET	Module Type
0	SATA
1	PCIe



Raptor:reserve for ESD



placement close PCIE SSD side

Raptor:reserve

PEDET	Module Type
0	SATA
1	PCIe





Reserve Page

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	Reserve Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number
				Custom	EH50F M/B LA-H431PR10
				Date:	Wednesday, February 13, 2019
				Sheet	69 of 100


Reserve Page

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	Reserve Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number
				Custom	EH50F M/B LA-H431PR10
				Date:	Wednesday, February 13, 2019
				Sheet	70 of 100


USB3.0 /2.0 CMC




Charger Port



USB Host Charger



0911 Rerserve PU, vendor suggest to EC control if future need support SDP2



Vinafix.com

0831 Reserve ILIM_L R as vendor recommend






ILM R vaule
 $I_{os} (mA) = 50250/R (Kohm)$
 $ILIM_Hi = 2273mA$
 $ILIM_L = 1288mA (reserve)$

USB Host Charger Truth Table

CHG_EN	CTL1	CTL2	CTL3	ILIM_SEL	MODE	Current Limit Setting	Note
0	0	1	0	1	SDP1-OFF	ILIM_H	Port power off
1	0	1	0	1	SDP1	ILIM_H	Data Lines Connected
1	0	1	1	1	DCP Auto	ILIM_H	Data Lines Disconnected
1	1	1	1	1	CDP	ILIM_H	Data Lines Connected


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB TYPEA with Charger	
Size Custom	Document Number	Date		Rev	
	EHS0F M/B LA-H431PR10	Wednesday, February 13, 2019		1.0	
				Sheet 71 of 100	

USB3.0



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB3.0 Conn/USB Charger	
				Size	Document Number
Date: Wednesday, February 13, 2019				Sheet	72 of 100

USB_Audio/B



Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Size	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	EHS0F M/B LA-H431PR10	1.0
Date:	Wednesday, February 13, 2019		Sheet	78	of	100

Reserve Page

Security Classification	Compal Secret Data			Title	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Reserve Page	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Custom	Document Number
Date:	Wednesday, February 13, 2019	Sheet	74	of	100

Reserve Page

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	Reserve Page	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
				Custom	EH50F M/B LA-H431PR10	
Date:	Wednesday, February 13, 2019		Sheet	75	of 100	

Reserve Page



Security Classification	Compal Secret Data		Title	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Rev
Size	Document Number	Date:		Rev
C	EHS0F MIB LA-H431PR10	Wednesday, February 13, 2019		1.0
			Sheet	of
			76	100

Reserve Page

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	Reserve Page	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
				Custom	EH50F M/B LA-H431PR10	1.0
Date:	Wednesday, February 13, 2019	Sheet	79	of	100	

Reserve Page



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/12/28	Deciphered Date	2019/12/28	Title	Reserve Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number
				Custom	EH50F M/B LA-H431PR10
Date:	Wednesday, February 13, 2019		Sheet	80	of 100



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/03	Deciphered Date	2017/06/14	Title DCIN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size Custom	Document Number DH53F M/B LA-F991P
			Date	Wednesday, February 13, 2019
			Sheet	81 of 100


Battery Bot Side

- PIN1 GND
- PIN2 GND
- PIN3 SMD
- PIN4 SMC
- PIN5 TEMP
- PIN6 BI
- PIN7 Batt+
- PIN8 Batt+





When PR204=18.7K

For KB9022 OTP	Active	Recovery
VCIN0_PH (V)	89'C, 1V	56'C, 2V
PH202 (ohm)	8.0524K	26.11K







$$ADP_I = 20 * I(\text{adapter}) * 0.01$$


$$I(\text{adapter}) = \text{adapter (W)} * 130\% / 19$$



Security Classification	Compal Secret Data		Title	
Issued Date	2014/11/05	Deciphered Date	2014/12/15	PWR_CHARGER
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	0/1	
Date:	Wednesday, February 13, 2019	Sheet	63	of 100



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/15	Deciphered Date	2019/11/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+3VALW/+5VALW	
Size	Document Number	Rev		Date	
Custm	DH5AV_JV_0V_LA-G021P	0.1		Wednesday, February 13, 2019	
				Sheet	84 of 100



Pin19 need pull separate from +1.35VP.
 If you have +1.35V and +0.675V sequence question,
 you can change from +1.35VP to +1.35VS.

0.6Volt +/- 5%
 TDC 0.7A
 Peak Current 1A

Choke 1uH SH00000YE00 (Common Part)
 (Size:6.86 x 6.47 x 3 mm)
 (DCR:6.2m~7.2m Ohm)

Mode	Level	+0.675VSP	VTTREF_1.35V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off

H/S AON7408 Rds(on) :typ:27m Ohm, max:34m Ohm
 Idsm(TA=25)=7.5A, Idsm(TA=70)=5.5A

L/S AON7506 Rds(on) :typ:13m Ohm, max:15.8m Ohm
 Idsm(TA=25)=12A, Idsm(TA=70)=10.5A


Choke: SH00000YE00 Size:7x7x3 (Common Part)
 Rdc=6.7mohm(Typ), 7.4mohm(Max) CYNTEC
 Rdc=Xmohm(Typ), 11mohm(Max) TOKO
 Rdc=6.2mohm(Typ), 7.2mohm(Max) Maglayers
 Rdc=8.3mohm(Typ), 10mohm(Max) Tai-Tech
 Rdc=6.7mohm(Typ), 7.4mohm(Max) Chilisin
 Rdc=6.9± 15% Panasonic

Switching Frequency: 530kHz
 Imax=5.67A, Iocp=8.1A
 Iocp~10A
 OVP: 110%~120%
 VFB=0.607V, Vout=1.214V


$$V_{out} = 0.75V * \left(1 + \frac{R_{up}}{R_{down}}\right) = 0.75V * \left(1 + \frac{6.19}{10}\right) = 1.214V \quad 1.2\%$$

$$V_{out} = 0.75V * \left(1 + \frac{R_{up}}{R_{down}}\right) = 0.75V * \left(1 + \frac{8.2}{10}\right) = 1.365V \quad 1.1\%$$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/03	Deciphered Date	2017/06/14	Title	DDR4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number DH53FM/B LA-F991P
Date:	Wednesday, February 13, 2019	Sheet	85 of 100	Rev	0.1



Choke 1uH SH00000YE00 (Common Part)
 (Size:6.86 x 6.47 x 3 mm)
 (DCR:6.2m~7.2m Ohm)
 Choke: SH00000YE00 Size:7x7x3 (Common Part)
 Rdc=6.7mohm(Typ), 7.4mohm(Max) CYNTEC
 Rdc=5mohm(Typ), 11mohm(Max) TOKO
 Rdc=5.2mohm(Typ), 7.2mohm(Max) MagLayers
 Rdc=8.3mohm(Typ), 10mohm(Max) Tai-Tech
 Rdc=6.7mohm(Typ), 7.4mohm(Max) Chilisun
 Rdc=6.9± 15% Panasonic






8288RAC
 Min
 ILMT='0' 8A
 ILMT='Floating' 12A
 ILMT='1' 16A

$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$



$$= 0.6 * (1 + (15.4/20))$$

$$V_{out} = 1.062V$$

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/03	Deciphered Date	2017/06/14	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1V
				Size
				Document Number
				DH53FM/B LA-F991P
				Rev
				0.1
				Date: Wednesday, February 13, 2019
				Sheet 86 of 100




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/03	Deciphered Date	2017/06/14	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number		Rev	
D	DH53F M/B LA-F991P		0.1	
Date:	Wednesday, February 13, 2019	Sheet	87	of 100




Pin 7 BYP is for CS.
 Common NB can delete +3VALW and PC15

8286RAC

	Min	Typ	Max
ILMT='0'	6.5A	7.5A	8.5A
ILMT='Floating'	9.5A	10.5A	11.5A
ILMT='1'	12.5A	13.5A	14.5A



Place close to Choke in VCCSA first phase circuit



Place close to Choke in VCCRE first phase circuit


Place close to Choke in VCCGT first phase circuit

Place close to H-side, L-side MOS in VCCRE first phase

Place close to H-side, L-side MOS in VCCGT first phase

Security Classification	Compal Secret Data		Title
Issued Date	2016/02/01	Deciphered Date	2017/12/31
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THE SCOPED FOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			Document Number CPUCIC_SKL_H_42 Date: Wednesday, February 13, 2019 Sheet: 88 of 100


MOSFET: DFN 5X6E
 H/S Rds (on) : 5.2mohm (Typ) , 7mohm (Max)
 L/S Rds (on) : 0.8mohm (Typ) , 1.05mohm (Max)




+VCC CORE
 TDC= 80A->86A
 Peak Current= 128A->140A
 OCP Current= 154A->168A
 Load Line= 1.8mV/A
 Vboot= 0V

Security Classification	Compel Secret Data		Title
Issued Date	2016/02/01	Deciphered Date	2017/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTOMER OR THE CUSTOMER'S DIVISION OF THE COMPANY TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPEL ELECTRONICS, INC.			CPU CORE Rev: 01 Date: Wednesday, February 13, 2019 1:58pm 30 of 100

Main Func = VCCGT/+VCCSA






+VCCGT
 TDC= 25A
 Peak Current= 32A
 OCP Current= 39A
 Load Line= 2.7mV/A
 Vboot= 0V






+VCCSA
 TDC= 10A
 Peak Current = 11A
 OCP Current= 13A
 Load Line= 10.3mV/A
 Vboot= 1.05V

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+VCC GT/+VCC SA	
Size	Document Number	C1PRG LA-E051P		Rev	0.1
Date:	Wednesday, February 13, 2019	Sheet	91	of	100



Security Classification	Compal Secret Data			Title	
Issued Date	NA	Deciphered Date	2014/07/04	DH53F M/B LA-F991P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	0.1
				Date:	Wednesday, February 13, 2019
				Sheet	92 of 100



When, VRAM_VDD_CTL=High
 $V_{boot} = V_{ref} * R2 / (R1 + R2 + 80)$
 $= 2 * 20K / (9.31K + 20K + 80)$
 $= 1.361V \quad (x1.008)$

When, VRAM_VDD_CTL=Low
 $V_{boot} = V_{ref} * R2 / (R1 + R2 + 80)$
 $= 2 * (20K / 78.7K) / (9.31K + (20K / 78.7K) + 80)$
 $= 1.259V \quad (x1.007)$


N18E-G1
+1.35VSDGPU
TDC 35A
Peak Current 47A

N18E-G0
+1.35VSDGPU
TDC 30A
Peak Current 35A

When, VRAM_VDD_CTL=High
 $V_{boot} = 1.364V \quad (x1.010)$

When, VRAM_VDD_CTL=Low
 $V_{boot} = 1.266V \quad (x1.013)$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/01	Deciphered Date	2017/12/31	Title	PWR +1.5VVRAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Wednesday, February 13, 2019	Sheet	93	of	100




N18E-G1
 NVVDD
 TDC 82A
 Peak Current 225A
 OCP 270A

Fsw=300kHz

PWMVID 的 RC BOM
 請根據GPU's config 設定

Security Classification		Compal Secret Data	
Issued Date	2016/01/06	Deciphered Date	2017/01/06
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title PWR VGA UP9512P			
Size	Document Number	Rev	
	LA-F551P	0.1	
Date:	Wednesday, February 13, 2019	Sheet	95 of 100



NVVDD1
 TDC= 82A
 Peak Current= 225A
 OCP= 270A
 Vboot= 0.8V


Use 0603 size

Use 0603 size

SH00001QL00
 13X8X4
 Isat:77A
 DCR:0.48mΩ (+/-5%)

SH00001QL00
 13X8X4
 Isat:77A
 DCR:0.48mΩ (+/-5%)

Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +NVVDD1	
				LA-F551P	
				Date:	Wednesday, February 13, 2019
				Sheet	96 of 100



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	PWR +NVVDD1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-F551P
				Date:	Wednesday, February 13, 2019
				Sheet	97 of 100
				Rev	0.1

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
01	Design Update	EVT EA Tuning	0.2	P86, P93 P95, P98	Change the PCV139, PCV272 from pop to un-pop. Change the PRW13 from 383K_0402_1% (SD034383380) to 499K_0402_1% (SD034499380). Change the PCW27 from pop to un-pop, and PCW27.2 net name change from +1.35VSDGPU to Vsense_+1.35VS_VGAP. Change the PCW21, PCW22 From 4700P_0402_50V (SE074472K80) to 2200P_0402_50V(SE074222K80). Change the PUV8, PCV9 from pop to un-pop. Add location PRV156 0_0402_5% (SD028000080), and pop. Add location PC1116 22U_0603_6.3V (SE00000M000), and un-pop. Change the PRW17 from 56.2K_0402_1% (SD000001580) to 56K_0402_1% (SD034560280).	11/12	B
02	Design Update	Power Sequence	0.2	P93, P94	Change the PRW1 from 20K_0402_1% (SD034200280) to 1K_0402_1% (SD034100180). Change the PR1001 From 100K_0402_5% (SD028100380) to 10K_0402_5% (SD028100280).	11/13	B
03	Design Update	Solution Change	0.2	P83, P85	Change the PQB2,PQM2 from AON7506 (SB000010A00) to EMB12N03V (SB00001HV00). PQB1,PQB12,PQB13,PQM1,PQT1 footprint change to common footprint. PCZ47,PCZ65,PCV36 change to common part P/N (SF000007200). PLZ1,PLG1,PLZ2,PLZ3,PLZ4 change to common part P/N (SH00001EE00).	11/13	B
03	Design Update	Location modify	0.2	P91	Change the location from PRG5 to PUG1. Change the location from PRA3 to PUA1.	11/13	B
04	Design Update	0 ohm to R-short	0.2	P82	PR217 change from 0 ohm to R-short.	11/16	B
05	Design Update	EMI request	0.2	P93	PLW2, PCW1, PCW2, PCW32 change from un-pop to pop.	11/22	B
06	Design Update	CPU test result	0.2	P89, P92	Change the PRZ12 from 1.78K_0402_1% (SD00000WY80) to 1.62K_0402_1% (SD000003380). Change the PCZ25 from 680P_0402_50V7K (SE074681K80) to 470P_0402_50V8J (SE071471J80). Change the PRZ51 from 84.5K_0603_1% (SD014845280) to 100K_0603_1% (SD014100380). Change the PRZ35 from 25.5K_0402_1% (SD034255280) to 24.9K_0402_1% (SD034249280) . ->H82@ Change the PRZ35 from 25.5K_0402_1% (SD034255280) to 27.4K_0402_1% (SD034274280) . ->H62@ Change the PRZ61 from 110K_0402_1% (SD034110380) to 102K_0402_1% (SD028102380) . ->H62@ Change the PCZ101,PCZ104,PCZ105,PCZ122,PCZ112,PCZ107,PCZ124,PCZ171,PCZ119 from pop to un-pop. ->H82@ Change the PCZ101,PCZ104,PCZ105,PCZ122,PCZ112,PCZ107,PCZ124,PCZ171,PCZ119 PCZ110,PCZ126,PCZ133,PCZ134,PCZ137,PCZ170 from pop to un-pop. ->H62@	11/22	B
07	Design Update	Solution Change	0.3	P84, P89	Change the PRZ43 from 12.1K_0402_1% (SD034121280) to 12K_0402_1% (SD034120280). Change the PL501 P/N From SH00000II00 to SH000016700 (commonpart).	12/07	C
08	Design Update	Power Sequence	0.3	P87	PC1811 (0.47_0402_6.3V, SE124474K80) change from pop to un-pop.	12/11	C
09	Design Update	Solution Change	1.0	P83	Add location PDB2 30MA_30V_0.5UA_0.4V_SOD323-2 (SCS00009P00), and un-pop.	12/19	C
10	Design Update	Solution Change	1.0	P92	PCG116, PCG120 change from pop to un-pop (22uF_0603_6.3V, SE00000M000). PCG107, PCG108 change from un-pop to pop (22uF_0603_6.3V, SE00000M000).	12/21	C
11	Design Update	0 ohm to R-short	1.0	P85, P87 P89, P93 P95, P96 P97	PRM8,PRM10,PRW9,PRZ25,PR1801,PR2501 change from 0 ohm to R-short. PRZ9,PRZ11,PRZ18,PRZ24,PRZ27,PRZ30,PRZ32,PRZ72,PRZ73 change from 0 ohm to R-short. PRV1,PRV16,PRV18,PRV20,PRV34,PRV50,PRV54,PRV56,PRV58,PRV70,PRV145,PRV146,PRV147 change from 0 ohm to R-short. PRV12,PRV13,PRV84,PRV94,PRV104,PRV79,PRV81,PRV89,PRV91,PRV99,PRV101 change from 0 ohm to R-short.	12/28	C
12	Design Update	Solution Change	1.0	P90, P96	PCZ47,PCZ65,PCV36 (33U_25V_4.5mm OS con) change from SF000007200 to SF000007700 and pop. PCZ48,PCV429 (33U_25V_4.5mm OS con) change from SF000007200 to SF000007700 and un-pop.	01/04	C
13	Design Update	Power Sequence	1.0	P94	PR1004 change from 0_0402_5% (SD028000080) to 10_0402_5% (SD034100A80). PC1006 change from un-pop to 0.1uF_0402_25V (SE00000G880).	01/14	C2
09	Design Update	Solution Change	1.0	P83	PDB2, 30MA_30V_0.5UA_0.4V_SOD323-2 (SCS00009P00), change from un-pop to pop.	02/01	C2

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/03	Deciphered Date	2017/06/14	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR Size Document Number Rev Custom DH53FM/B LA-F991P 0.1 Date: Wednesday, February 13, 2019 Sheet 99 of 100

Version change list
(P.I.R. List)

Item	Fixed Issue	Rev.	PG#	Modify List	Date	Phase
01						
02						
03						
04						
05						
06						
07						
08						

Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2016/11/03	Deciphered Date	2017/06/14	Size	Document Number	Rev	0.1
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				PIR DH53FM/B LA-F991P			
				Date:	Wednesday, February 13, 2019	Sheet	100 of 100