

COMPAL CONFIDENTIAL

MODEL NAME : VALA0

PCB NO : LA-9411P

GPIO P/N: 2012.12.20 Rev 3.0C

BOM P/N :

- 4319L231L01 SMT MB A9411 VALA0 DSC TPM R1
- 4319L231L02 SMT MB A9411 VALA0 DSC DTP R1
- 4319L231L03 SMT MB A9411 VALA0 DSC TPM WO EXP R1
- 4319L231L04 SMT MB A9411 VALA0 DSC DTP WO EXP R1
- 4319L231L05 SMT MB A9411 VALA0 DSC TPM R1
- 4319L231L06 SMT MB A9411 VALA0 DSC DTP R1
- 4319L231L07 SMT MB A9411 VALA0 DSC TPM WO EXP R1
- 4319L231L08 SMT MB A9411 VALA0 DSC DTP WO EXP R1

SALADO 15 HSW

HASWELL + LYNX POINT

2013_04_10

REV : 1.0 (A00)

@ : Nopop Component

CONN@ : Connector Component

	L01/L02/L5/L6	L03/L04/L7/L8
15MDC@ : MDC	V	V
15G@ : Only for 15 Discrete	V	V
PXDP@ : PCH XDP		
EMC@ : EMI/ESD/RF	V	V
EXP@ : Express Card	V	V
CXDP@ : CPU XDP		

Part Number	Description
DAA0005Q00	PCB 0LH LA-9411P REV0 M/B DSC

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET OF DRAWING NOR INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.vitalix.vn

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title: **Cover Page**

Size: Document Number: **LA-9411P** Rev: **1.0**

Date: **Wednesday, April 10, 2013** Sheet: **1** of **77**

Block Diagram



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		Block Diagram	
Size	Document Number	LA-9411P	
Date:	Wednesday, April 10, 2013	Sheet	2 of 77

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT
 BE REPRODUCED OR DISCLOSED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
 IN THE EVENT THAT THE INFORMATION CONTAINED HEREIN IS DISCLOSED TO ANY THIRD
 PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.Vidix.vn

POWER STATES

State \ Signal	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

State \ power plane	+PWR_SRC +PWR_SRC_S +5V_ALW +3.3V_ALW +3.3V_ALW_PCH +3.3V_RTC_LDO	+3.3V_SUS +1.35V_MEM	+5V_RUN +3.3V_RUN +1.5V_RUN +0.675V_DDR_VTT +VCC_CORE +1.05V_RUN +GPU_CORE +1.35V_MEM_GFX +1.8V_RUN_GFX +VGA_PCIE +3.3V_RUN_GFX +VDDCI	+3.3V_M +1.05V_M	+3.3V_M +1.05V_M (M-OFF)
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC don't exist	OFF	OFF	OFF	OFF	OFF

PCH	USB 2.0 PORT#	USB 3.0 PORT#	DESTINATION
	0	1	Right Side Top (JUSB1)
	1	2	Right Side Middle (JUSB2)
	2	5	Right Side bottom (JUSB3)
	3	3 (PERN1/USBRN3)	DOCKING (JDOCK1)
	4		WLAN (JMINI2)
	5		WWAN (JMINI1)
	6		DOCKING (JDOCK1)
	7		USH (JUSH1)
	8		Pink Pather (JMINI3)
	9	6	Left Side (JUSB4)
	10		Express card (JEXP1)
	11		None
	12		CAMERA (JCAM1)
13		None	

PCI EXPRESS	DESTINATION
Lane 1 (SATA_TXN4/PETN1)	WWAN (JMINI1) <i>SATA by default</i>
Lane 2 (SATA_RXN5/PERN2)	None
Lane 2 (PERN2/USBRN4)	10/100/1G LOM
Lane 3	WLAN (JMINI2)
Lane 4	E3 Module Bay (JSATA2)
Lane 5	None
Lane 6	Pink Pather (JMINI3)
Lane 7	Express card (JEXP1)
Lane 8	MMI

SATA	DESTINATION
SATA 0	HDD (JSATA1)
SATA 1	ODD (JSATA2)
SATA 2	Dock (JDOCK1)
SATA 3	NA
SATA 4 (SATA_TXN4/PETN1)	WWAN (JMINI1) <i>SATA by default</i>

DISPLAY Ports On CPU	Connetion
DDIB	MB HDMI (JHDMI1)
DDIC	Dock DP port 1
DDID	Dock DP port 2


PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NOTHING ON THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Index and Configuration

File: _____
 Size: _____ Document Number: **LA-9411P** Rev: 1.0
 Date: Wednesday, April 10, 2013 Sheet 3 of 77



PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
 BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
 PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


<small>File</small>		
Power Rail	<small>Size</small>	<small>Document Number</small>
	LA-9411P	
<small>Date:</small> Wednesday, April 10, 2013	<small>Sheet</small> 4	<small>of</small> 77

Rev 1.0


SMBUS Address [0x9a]




SMBUS Address
APR_EC: 0x48
SPR_EC: 0x70
MSLICE_EC: 0x72
USB: 0x59
AUDIO: 0x34
SLICE_BATTERY: 0x17
SLICE_CHARGER: 0x13



KBC



MEC 5075




PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

WWW.VIETDIX.VN

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		SMBus block diagram	
Size	Document Number	Rev 1.0	
Date: Wednesday, April 10, 2013		Sheet	5 of 77



JCPU1A Haswell FPGA EDS

<16>	DMI_CRX_PTX_N0	DMI_CRX_PTX_N1	D21	DMI_RXN_0
<16>	DMI_CRX_PTX_N1	DMI_CRX_PTX_N2	B21	DMI_RXN_1
<16>	DMI_CRX_PTX_N2	DMI_CRX_PTX_N3	A21	DMI_RXN_2
<16>	DMI_CRX_PTX_N3			DMI_RXN_3
<16>	DMI_CRX_PTX_P0	DMI_CRX_PTX_P1	D20	DMI_RXP_0
<16>	DMI_CRX_PTX_P1	DMI_CRX_PTX_P2	B20	DMI_RXP_1
<16>	DMI_CRX_PTX_P2	DMI_CRX_PTX_P3	A20	DMI_RXP_2
<16>	DMI_CRX_PTX_P3			DMI_RXP_3
<16>	DMI_CTX_PRX_N0	DMI_CTX_PRX_N1	D18	DMI_TXN_0
<16>	DMI_CTX_PRX_N1	DMI_CTX_PRX_N2	B17	DMI_TXN_1
<16>	DMI_CTX_PRX_N2	DMI_CTX_PRX_N3	A17	DMI_TXN_2
<16>	DMI_CTX_PRX_N3			DMI_TXN_3
<16>	DMI_CTX_PRX_P0	DMI_CTX_PRX_P1	D17	DMI_TXP_0
<16>	DMI_CTX_PRX_P1	DMI_CTX_PRX_P2	B18	DMI_TXP_1
<16>	DMI_CTX_PRX_P2	DMI_CTX_PRX_P3	A18	DMI_TXP_2
<16>	DMI_CTX_PRX_P3			DMI_TXP_3

PEG_RCOMP	E23	PEG_COMP		
PEG_RXN_0	M29	PEG_CRX_GTX_N0	<<PEG_CRX_GTX_N0..7	<49>
PEG_RXN_1	M31	PEG_CRX_GTX_N1		
PEG_RXN_2	L30	PEG_CRX_GTX_N2		
PEG_RXN_3	M33	PEG_CRX_GTX_N3		
PEG_RXN_4	L32	PEG_CRX_GTX_N4		
PEG_RXN_5	M35	PEG_CRX_GTX_N5		
PEG_RXN_6	L34	PEG_CRX_GTX_N6		
PEG_RXN_7	E29	PEG_CRX_GTX_N7		
PEG_RXN_8	D28			
PEG_RXN_9	C31			
PEG_RXN_10	D30			
PEG_RXN_11	C35			
PEG_RXN_12	D34			
PEG_RXN_13	C33			
PEG_RXN_14	C32			
PEG_RXN_15	C29	PEG_CRX_GTX_P0	<<PEG_CRX_GTX_P0..7	<49>
PEG_RXP_0	L28	PEG_CRX_GTX_P1		
PEG_RXP_1	K30	PEG_CRX_GTX_P2		
PEG_RXP_2	L33	PEG_CRX_GTX_P3		
PEG_RXP_3	K32	PEG_CRX_GTX_P4		
PEG_RXP_4	L35	PEG_CRX_GTX_P5		
PEG_RXP_5	K34	PEG_CRX_GTX_P6		
PEG_RXP_6	E29	PEG_CRX_GTX_P7		
PEG_RXP_7	C31			
PEG_RXP_8	C30			
PEG_RXP_9	C29			
PEG_RXP_10	C28			
PEG_RXP_11	C27			
PEG_RXP_12	C26			
PEG_RXP_13	C25			
PEG_RXP_14	C24			
PEG_RXP_15	C23			
PEG_TXN_0	H34	PEG_CTX_GRX_C_N0		
PEG_TXN_1	J33	PEG_CTX_GRX_C_N1		
PEG_TXN_2	H32	PEG_CTX_GRX_C_N2		
PEG_TXN_3	J31	PEG_CTX_GRX_C_N3		
PEG_TXN_4	G30	PEG_CTX_GRX_C_N4		
PEG_TXN_5	C33	PEG_CTX_GRX_C_N5		
PEG_TXN_6	B32	PEG_CTX_GRX_C_N6		
PEG_TXN_7	B31	PEG_CTX_GRX_C_N7		
PEG_TXN_8	A30			
PEG_TXN_9	C29			
PEG_TXN_10	C28			
PEG_TXN_11	C27			
PEG_TXN_12	C26			
PEG_TXN_13	C25			
PEG_TXN_14	C24			
PEG_TXN_15	C23			
PEG_TXP_0	G34	PEG_CTX_GRX_C_P0		
PEG_TXP_1	H33	PEG_CTX_GRX_C_P1		
PEG_TXP_2	G32	PEG_CTX_GRX_C_P2		
PEG_TXP_3	H31	PEG_CTX_GRX_C_P3		
PEG_TXP_4	H30	PEG_CTX_GRX_C_P4		
PEG_TXP_5	B33	PEG_CTX_GRX_C_P5		
PEG_TXP_6	A32	PEG_CTX_GRX_C_P6		
PEG_TXP_7	C31	PEG_CTX_GRX_C_P7		
PEG_TXP_8	C30			
PEG_TXP_9	C29			
PEG_TXP_10	C28			
PEG_TXP_11	C27			
PEG_TXP_12	C26			
PEG_TXP_13	C25			
PEG_TXP_14	C24			
PEG_TXP_15	C23			

PEG_CTX_GRX_P0..7 >>> PEG_CTX_GRX_P0..7 <49>
PEG_CTX_GRX_N0..7 >>> PEG_CTX_GRX_N0..7 <49>

PEG_CTX_GRX_C_P0	15G@	CC1	2	1	0.22U	0402	16V7K	PEG_CTX_GRX_P0
PEG_CTX_GRX_C_N0	15G@	CC2	2	1	0.22U	0402	16V7K	PEG_CTX_GRX_N0
PEG_CTX_GRX_C_P1	15G@	CC3	2	1	0.22U	0402	16V7K	PEG_CTX_GRX_P1
PEG_CTX_GRX_C_N1	15G@	CC4	2	1	0.22U	0402	16V7K	PEG_CTX_GRX_N1
PEG_CTX_GRX_C_P2	15G@	CC5	2	1	0.22U	0402	16V7K	PEG_CTX_GRX_P2
PEG_CTX_GRX_C_N2	15G@	CC6	2	1	0.22U	0402	16V7K	PEG_CTX_GRX_N2
PEG_CTX_GRX_C_P3	15G@	CC7	2	1	0.22U	0402	16V7K	PEG_CTX_GRX_P3
PEG_CTX_GRX_C_N3	15G@	CC8	2	1	0.22U	0402	16V7K	PEG_CTX_GRX_N3
PEG_CTX_GRX_C_P4	15G@	CC9	2	1	0.22U	0402	16V7K	PEG_CTX_GRX_P4
PEG_CTX_GRX_C_N4	15G@	CC10	2	1	0.22U	0402	16V7K	PEG_CTX_GRX_N4
PEG_CTX_GRX_C_P5	15G@	CC11	2	1	0.22U	0402	16V7K	PEG_CTX_GRX_P5
PEG_CTX_GRX_C_N5	15G@	CC12	2	1	0.22U	0402	16V7K	PEG_CTX_GRX_N5
PEG_CTX_GRX_C_P6	15G@	CC13	2	1	0.22U	0402	16V7K	PEG_CTX_GRX_P6
PEG_CTX_GRX_C_N6	15G@	CC14	2	1	0.22U	0402	16V7K	PEG_CTX_GRX_N6
PEG_CTX_GRX_C_P7	15G@	CC15	2	1	0.22U	0402	16V7K	PEG_CTX_GRX_P7
PEG_CTX_GRX_C_N7	15G@	CC16	2	1	0.22U	0402	16V7K	PEG_CTX_GRX_N7

<16> FDI_CSNG @RC2 2 1 0.0402 5% FDI_CSNG_R H29
<16> FDI_INT @RC3 2 1 0.0402 5% FDI_INT_R J29

1 OF 9
LOTES_AZIF0012-P002B_HASWELL
CONN@

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.







Title: **CPU (1/7)**

Size: Document Number **LA-9411P** Rev 1.0

Date: Wednesday, April 10, 2013 Sheet 6 of 77

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN CONSENT OF DELL.

www.vitalix.vn



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

File: **CPU (2/7)**


Size: Document Number **LA-9411P** Rev: 1.0

Date: Wednesday, April 10, 2013 Sheet 7 of 77

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


<13> DDR_A_D0[0..63] <<<

JCPU1C Haswell iPGA EDS




LOTES_AZIF0012-P002B_HASWELL CONN@

+SM_VREF
+SA_DIMM_VREFDQ
+SB_DIMM_VREFDQ




<14> DDR_B_D0[0..63] <<<

JCPU1D Haswell iPGA EDS



LOTES_AZIF0012-P002B_HASWELL CONN@






Compal Electronics, Inc.

Title: **CPU (3/7)**

Size: **LA-9411P**

Document Number: **DELL-CONFIDENTIAL PROPRIETARY**

Rev: **1.0**



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.vietnix.vn



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title **CPU (4/7)**


Size Document Number **LA-9411P** Rev 1.0

Date: Wednesday, April 10, 2013 Sheet 9 of 77


CFG STRAPS for CPU




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: (Default) Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed






Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training







PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET OF DRAWING NOR ANY PART OF IT CONTAINS ANY INFORMATION TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


www.vietnix.vn

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
 Title: **CPU (5/7)**
 Size: Document Number **LA-9411P** Rev 1.0
 Date: Wednesday, April 10, 2013 Sheet 10 of 77






+1.35V_CPU_VDDQ Source



SVID ALERT




SVID DATA



5 OF 9
CONN@
LOTES_AZIF0012-P002B_HASWELL

VCC_SENSE



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
INFORMATION AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT THE EXPRESS WRITTEN PERMISSION OF DELL.

www.via.com.vn




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
Title	CPU (6/7)
Size	Document Number
LA-9411P	
Date	Wednesday, April 10, 2013
Sheet	11 of 77

JCPU1F


Haswell rPGA EDS



6 OF 9
 LOTES_AZIF0012-P002B_HASWELL
 CONN@

JCPU1G

Haswell rPGA EDS



7 OF 9
 LOTES_AZIF0012-P002B_HASWELL
 CONN@

VSS_SENSE RSVSD PAD-D T56@ VSSSENSE_R <11>

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Title		CPU (777)	
Size	Document Number	Rev	1.0
Date: Wednesday, April 10, 2013		Sheet	12 of 77

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
 BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
 PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT

www.vitalix.vn

JDIMM1 H=5.2mm

Populate RD1, De-Populate RD3 for Intel DDR3 VREFDQ multiple methods M1
Populate RD7, De-Populate RD1 for Intel DDR3 VREFDQ multiple methods M3



+V_DDR_REF, +SA_DIMM1_VREFDQ, +SA_DIMM_VREFDQ, +DIMM1_VREF_DQ traces should be at least 20 mils wide and 20 mils spacing to other signals /planes.

Layout Note:
Place near JDIMM1

Layout Note:
Place near JDIMM1.203,204

- <> DDR_A_DOS[0..7] <<>
- <> DDR_A_DQ[0..63] <<>
- <> DDR_A_DQS[0..7] <<>
- <> DDR_A_MA[0..15] <<>

All VREF traces should have 10 mil trace width

+V_DDR_REF, +SM_VREF_DIMM, +DIMM1_VREF_CA, +SM_VREF, +DIMM1_VREF_CA traces should be at least 20 mils wide and 20 mils spacing to other signals /planes.


PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN AUTHORIZATION OF DELL. IN ADDITION, THE INFORMATION CONTAINED HEREIN IS UNCLASSIFIED AND IS NOT SUBJECT TO EXPORT CONTROL REGULATIONS. THIS DOCUMENT IS THE PROPERTY OF DELL INC. AND IS TO BE USED ONLY BY OR DISCLOSED TO ANY THIRD PARTY WHOSE EMPLOYMENT IS EXPRESSLY WRITTEN FOR.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.
Title: DDRIII-SODIMM SLOT1
Size: Document Number: LA-9411P
Date: Wednesday, April 10, 2013
Sheet: 13 of 77

Populate RD4, De-Populate RD9 for Intel DDR3 VREFDQ multiple methods M1
 Populate RD8, De-Populate RD8 for Intel DDR3 VREFDQ multiple methods M3

JDIMM2 H=9.2mm




<.7,13,18> DDR_HVREF_RST_PCH




+V_DDR_REF, +SB_DIMM2_VREFDQ, +SB_DIMM_VREFDQ, +DIMM2_VREF_DQ traces should be at least 20 mils wide and 20 mils spacing to other signals /planes.

- << DDR_B_DQS#0..7 >>
- << DDR_B_D0..63 >>
- << DDR_B_DQS#0..7 >>
- << DDR_B_MA0..15 >>

Layout Note:
Place near JDIMM2



Layout Note:
Place near JDIMM2.203,204



<< DDR3_DRAMRST#_R >> <.13>

+V_DDR_REF, +SM_VREF_DIMM, +DIMM1_VREF_CA, +SM_VREF, +DIMM1_VREF_CA traces should be at least 20 mils wide and 20 mils spacing to other signals /planes.

<.7,13,15,18,27,31> <.7,13,15,18,27,31>

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.




Title		DDRIII-SODIMM SLOT2	
Size		Document Number	
Date		Wednesday, April 10, 2013	
Sheet		14 of 77	

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND PROPRIETARY INFORMATION (TD/PI) THIS DOCUMENT MAY NOT BE REPRODUCED OR DISCLOSED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, IN THE EVENT OF ANY DISCLOSURE OR REPRODUCTION, YOU WILL BE HELD RESPONSIBLE FOR ALL DAMAGES AND LOSSES, INCLUDING REASONABLE ATTORNEY'S FEES, INCURRED BY DELL OR ITS SUPPLIERS.


www.Ventura.com




INTVRMEN - INTEGRATED SUS 1.05V VRM ENABLE
High - Enable Internal VRs
Low - Enable External VRs



NO REBOOT STRAP
DISABLED WHEN LOW (DEFAULT)
ENABLED WHEN HIGH



FLASH DESCRIPTOR SECURITY OVERRIDE
LOW = DISABLED (DEFAULT)
HIGH = ENABLED




















Follow Check list 1.0



CMOS_CLR1	CMOS setting
Shunt	Clear CMOS
Open	Keep CMOS
ME_CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers

<19>	USB_OC0#_R	USB_OC0#_R	PXDP@_RH3	1	2	0_0402_5%	XDP_FN0
<19>	USB_OC1#_R	USB_OC1#_R	PXDP@_RH4	2	0_0402_5%	XDP_FN1	
<19>	USB_OC2#_R	USB_OC2#_R	PXDP@_RH5	2	0_0402_5%	XDP_FN2	
<19>	USB_OC3#_R	USB_OC3#_R	PXDP@_RH6	2	0_0402_5%	XDP_FN3	
<19>	USB_OC4#_R	USB_OC4#_R	PXDP@_RH7	2	0_0402_5%	XDP_FN4	
<19>	USB_OC5#_R	USB_OC5#_R	PXDP@_RH8	2	0_0402_5%	XDP_FN5	
<19>	USB_OC6#_R	USB_OC6#_R	PXDP@_RH9	2	0_0402_5%	XDP_FN6	
<19.46>	SIO_EXT_SMI#_R	SIO_EXT_SMI#_R	PXDP@_RH10	2	0_0402_5%	XDP_FN7	
<15.31>	HDD_DET#	HDD_DET#	PXDP@_RH11	2	0_0402_5%	XDP_FN8	
<20>	PCH_GPI036	PCH_GPI036	PXDP@_RH12	2	0_0402_5%	XDP_FN9	
<20>	PCH_GPI037	PCH_GPI037	PXDP@_RH13	2	0_0402_5%	XDP_FN10	
<20,38,45>	MCARD_PCIE_SATA#	MCARD_PCIE_SATA#	PXDP@_RH14	2	0_0402_5%	XDP_FN11	
<20>	PCH_GPI049	PCH_GPI049	PXDP@_RH15	2	0_0402_5%	XDP_FN12	
<17,33>	LANCLK_REQ#	LANCLK_REQ#	PXDP@_RH16	2	0_0402_5%	XDP_FN13	
<17,38>	MMIOCLK_REQ#	MMIOCLK_REQ#	PXDP@_RH17	2	0_0402_5%	XDP_FN14	
<17,40,45>	SIO_EXT_WAKE#	SIO_EXT_WAKE#	PXDP@_RH18	2	0_0402_5%	XDP_FN15	
<20>	PCH_GPI035	PCH_GPI035	PXDP@_RH19	2	0_0402_5%	XDP_FN16	
<16,47>	PCH_RSMRST#_Q	PCH_RSMRST#_Q	PXDP@_RH20	2	1K_0402_1%	RSMRST#_XDP	
<10,16,46>	RESET_OUT#	RESET_OUT#	PXDP@_RH27	2	1K_0402_1%	RESET_OUT#_R	



SATA Impedance Compensation
CAD note:
Place the resistor within 500 mils of the PCH. Avoid routing next to clock pins.

UH1 change PN to SA00005NE2L IC A31 DH82LPMS QCG1 B0 FCBGA 695P PCH


HDA for Codec and MDC

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



File	PCH (1/9)	
Size	Document Number	LA-9411P
Date	Wednesday, April 10, 2013	Sheet 15 of 77

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL, INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






DSWODVREN - ON DIE DSW VR ENABLE
HIGH = ENABLED (DEFAULT)
LOW = DISABLED

A16 SWAP OVERRIDE STRAP
STP_A160VR LOW = A16 SWAP OVERRIDE
HIGH = DEFAULT



Boot BIOS Strap

BBS_BIT1	SATA_SLPD (BBS_BIT0)	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WILL BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY







Compal Electronics, Inc.

Rev: **PCH (2/9)**


Size: Document Number **LA-9411P** Rev: 1.0

Date: Wednesday, April 10, 2013 Sheet: 16 of 77


WWAN (Mini Card 1)---->
10/100/1G LAN ---->
MMI---->
PP (Mini Card 3)---->
Express card---->
WLAN (Mini Card 2)---->
eModule Bay---->



CLOCK TERMINATION for FCIM and need close to PCH



PCIECLK REQ Pull UP Power Rail:
SUS Rail : 0 3 4 5 6 7
Core Rail: 1 2



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.



Title			PCH (3/9)	
Size	Document Number		Rev	
	LA-9411P		1.0	
Date:	Wednesday, April 10, 2013	Sheet	17	of 77

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN CONSENT OF DELL.

www.vitalix.vn





DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.	
PCH (4/9)	
File	LA-9411P
Size	18 of 77
Document Number	LA-9411P
Date	Wednesday, April 10, 2013
Rev	1.0

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
 BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
 PARTY WITHOUT THE EXPRESS WRITTEN CONSENT OF DELL.

www.vietnix.vn









DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			PCH (5/9)		
Size	Document Number	Rev			1.0
Date: Wednesday, April 10, 2013			Sheet 19 of 77		

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR ANY INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN CONSENT OF DELL.




www.Viatrix.vn



Config	GPIO16,49
USB X4,PCIEX8,SATAx6	11
USB X6,PCIEX8,SATAx4	01


PLL ON DIE VR ENABLE
 ENABLED - HIGH(DEFAULT)
 DISABLED - LOW

*



CRB1.2 already change to GND directly at UH1.A44, B45, BD1 pins

PCH_GPIO37
 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).
 1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.



SATA2GP/GPIO36, SATA3GP/GPIO37 SAMPLED AT RISING EDGE OF PWROK.
 WEAK INTERNAL PULL-DOWN.(WEAK INTERNAL PULL-DOWN IS DISABLED AFTER PLRST_N DE-ASSERTS).
 NOTE: THIS SIGNAL SHOULD NOT BE PULLED HIGH WHEN STRAP IS SAMPLED.

Fixed Signals				Muxed Signals		Fixed Signals						Muxed Signals		Fixed Signals			
USB3 1	USB3 2	USB3 5	USB3 6	PCIE 1	PCIE 2	PCIE 3	PCIE 4	PCIE 5	PCIE 6	PCIE 7	PCIE 8	SATA 4	SATA 5	SATA 0	SATA 1	SATA 2	SATA 3
				(00)	(00)							(00)	(00)				
				USB3 3	USB3 4							PCIE 1	PCIE 2				
				(01)	(01)							(01)	(01)				

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.



Title		PCH (6/9)	
Size	Document Number	LA-9411P	
Date:	Wednesday, April 10, 2013	Sheet	20 of 77

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NO PART OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN PERMISSION OF DELL.

www.Vedix.vn



PCH Power Rail Table		
Voltage Rail	Voltage	SO Iccmax Current (A)
VCC	1.05V	1.29 A
VCCIO	1.05V	3.629 A
VCCDAC1_5	1.5V	0.070 A
VCCDAC3_3	3.3V	0.0133 A
VCCCLK	1.05V	0.306 A
VCCCLK3_3	3.3V	0.055 A
VCCVRM	1.5V	0.179 A
VCC3_3	3.3V	0.133 A
VCCASW	1.05V	0.67 A
VCCSUSHDA	3.3V	0.01 A
VCCSPI	3.3V	0.022 A
VCCSUS3_3	3.3V	0.261 A
VCCDSW3_3	3.3V	0.015 A
V_PROC_IO	1.05V	0.004 A


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		PCH (7/9)	
Size	Document Number	Rev	1.0
Date: Wednesday, April 10, 2013		Sheet	21 of 77

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT
 BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
 PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.vietnix.vn





PCH Power Rail Table		
Voltage Rail	Voltage	50 Iccmax Current (A)
VCC	1.05V	1.29 A
VCCIO	1.05V	3.629 A
VCCADAC1_5	1.5V	0.070 A
VCCADAC3_3	3.3V	0.0133 A
VCCCLK	1.05V	0.306 A
VCCCLK3_3	3.3V	0.055 A
VCCVRM	1.5V	0.179 A
VCC3_3	3.3V	0.133 A
VCCASW	1.05V	0.67 A
VCCSUSHDA	3.3V	0.01 A
VCCSPI	3.3V	0.022 A
VCCSUS3_3	3.3V	0.261 A
VCCDSW3_3	3.3V	0.015 A
V_PROC_IO	1.05V	0.004 A

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title	PCH (8/9)	
Size	Document Number	LA-9411P
Date:	Wednesday, April 10, 2013	Sheet 22 of 77

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NOTHING IN THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title		PCH (9/9)		Rev	1.0
Size	Document Number			LA-9411P	
Date:	Wednesday, April 10, 2013			Sheet	23 of 77






PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
 BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
 PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.vitalix.vn


HDD LED solution for White LED




WLAN LED solution for White LED




Battery LED




Breath LED



PWR SW



POWER & INSTANT ON SWITCH





LED Circuit Control Table

	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Sniffer Function)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1

Fiducial Mark



EMI CLIP




DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.
Title: PWR SW/LED/PAD/ME
LA-9411P
 Date: Wednesday, April 10, 2013 Sheet 24 of 77

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN PERMISSION.

SW for MB/DOCK



SEL1/SEL2	Chanel	Source
0	A=B1	MB
1	A=B2	APR/SPR





DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.		
CRT SW		
Size	Document Number	Rev
	LA-9411P	1.0
Date:	Wednesday, April 10, 2013	Sheet 25 of 77



PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
 BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
 PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.vietnix.vn




Enable active DDC buffer; Internal pull up at ~150kΩ, 3.3V I/O
 L: default, passive DDC pass-through
 H: active DDC buffer with default threshold
 M: passive DDC pass-through with internal ~10KΩ pull up



Receiver equalization setting; Internal pull down at ~150kΩ, 3.3V I/O.
 L: programmable EQ for channel loss up to 5.3dB
 H: programmable EQ for channel loss up to 10dB
 M: programmable EQ for channel loss up to 14dB



TMDSE output swing adjustment; Internal pull down at ~150kΩ, 3.3V I/O.
 L: default
 H: increase +13%
 M: reduce -13%




Output pre-emphasis setting; Internal pull down at ~150kΩ, 3.3V I/O.
 L: no pre-emphasis
 H: 1.6dB pre-emphasis
 M: 3.0dB pre-emphasis






Power Consumption:

- Pin5 (DPV33) < 20mA
- Pin 11 (DPV12) < 100mA
- Pin 15 (SWR_VCCK) < 100mA (layout trace > 60 mil)
- Pin 17 (SWR_LX) < 600mA (layout trace > 60 mil)
- Pin 18 (SWR_VDD) < 200mA (layout trace > 40 mil)
- Pin 22 (PVCC) < 50 mA
- Pin 43 (VCCK) < 50mA



Symbol need to update

1. RTD2136S:SA00004NW10 Populated R102, R103, R107; De-populated R108
- *** 2. RTD2136R SA000067100 : De-Populated R102, R103, R107; Populate R108;










DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			
eDP to LVDS CONVERTER			
Size	Document Number	Rev	
		LA-9411P	
Date:	Wednesday, April 10, 2013	Sheet	27 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





www.Vidyalax.com


PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. (DELL) THIS DOCUMENT MAY NOT BE REPRODUCED OR DISCLOSED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, IN THE TRADE SECRET OR OTHER PROPRIETARY INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title	LVDS/CAM/TS		
Size	Document Number	LA-9411P	
Date:	Wednesday, April 10, 2013	Sheet	28 of 77

AUX/DDC GPU for DPC to E-DOCK



AUX/DDC GPU for DPD to E-DOCK



PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.vitalix.vn


DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.		
Title	DP SW	
Size	Document Number	Rev
	LA-9411P	1.0
Date:	Wednesday, April 10, 2013	Sheet 29 of 77

Internal Speakers Header


INT_SPK_L+, INT_SPK_L- :40 mils trace, keep 10mils spacing
 INT_SPK_L+, INT_SPK_L- :40 mils trace, keep 10mils spacing
 INT_SPK_R+, INT_SPK_R- :40 mils trace, keep 10mils spacing
 INT_SPK_R+, INT_SPK_R- :40 mils trace, keep 10mils spacing
 INT_SPK_L-, INT_SPK_L- with INT_SPK_R+, INT_SPK_R+ keep 20mils spacing




Need to Link CIS

DVDD_IO should match with HDA Bus level

Close to U74




When no external power, it Sleeve will be floating mode and no reference GND.






AUD SENSE A Place closely to Pin 13.

base E-team detect issue , reserve RC to delay time




Add for solve pop noise and detect issue


Place closely to Pin 14




BLCK: Audio serial data bus bit clock input/output
 LRCK: Audio serial data bus word clock input/output



support universal Jack



Symbol need update




Notes:
 Keep PVDD supply and speaker traces routed on the DGND plane.
 Keep away from AGND and other analog signals

RING2_L, RING2, AUD_HP_OUT_L2, AUD_HP_OUT_L1, AUD_HP_OUT_L, AUD_HP_OUT_R2, AUD_HP_OUT_R1, AUD_HP_OUT_R, EXT_MIC, SLEEVE Trace width to 15mils.


Resistor	SENSE_A	SENSE_B
39.2K	PORT A	PORT E
20K	PORT B	PORT F
10K	NA	DMIC0
5.11K	SPDIFOUT0	SPDIFOUT1 (DMIC1)
2.49K		Pull-up to AVDD

PORT A	External MIC
PORT B	HeadPhone Out
PORT C	Dock Audio
PORT D	Internal SPK

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Combo Jack




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Codec

LA-9411P



Date: Wednesday, April 10, 2013 Sheet 30 of 77



HDD PWR



HDD CONN



DELL CONFIDENTIAL/PROPRIETARY






Compal Electronics, Inc.



Title		HDD	
Size	Document Number	Rev	
	LA-9411P	1.0	
Date:	Wednesday, April 10, 2013	Sheet	31 of 77

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN CONSENT OF DELL.

www.vietnix.vn



ODD CONN

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title: **ODD**

Size: **LA-9411P**


Date: Wednesday, April 10, 2013

Sheet 32 of 77

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET OF DRAWING NOR ANY OF ITS CONTENTS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Confirm INTEL whether remove R548 +1.05V_M directly.




Note: +1.0V_LAN will work at 0.95V to 1.15V

Place C1178 close to pin5

SI3456DDV	VDS	RDS(on)	ID(A)
30	0.04ohm	at VGS=10V	6.3A
30	0.05ohm	at VGS=4.5V	5.7A


0.9Vdc POWER OPTIONS	
Shared with PCH 1.05V SVR	*
STUFF: R548 NO STUFF: L29	STUFF: L29 NO STUFF: R548

LAN ANALOG SWITCH



Layout Notice : Place R as close P13L500 as possible

DOCKED	1: TO DOCK
	0: TO RJ45




DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

	File	LAN	
	Size	Document Number	LA-9411P
Date	Wednesday, April 10, 2013	Sheet	33 of 77

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NOTHING IN THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



T156 change PN to SP050006Y00 S X'FORM_ NS692417 LAN




DELL CONFIDENTIAL/PROPRIETARY

		Compal Electronics, Inc.	
		RJ45 Conn	
Size	Document Number	LA-9411P	
Date:	Wednesday, April 10, 2013	Sheet	34 of 77



PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.vinafix.vn





ATMEL TPM for E4

USH CONN



Check ME about wire to board PN



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.



Title			Rev		
USH board conn / TPM			1.0		
Size	Document Number	Date		Sheet	of
		Wednesday, April 10, 2013		35	77

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.vietnix.vn



OZ777FJ2LN

OZ777FJ2LN_QFN48_6X6

only for MMC/SD
DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.




Title			Card Reader		
Size	Document Number	Rev			1.0
Date: Wednesday, April 10, 2013			Sheet	36	of 77

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN CONSENT OF DELL.

www.vietnix.vn



1/2 Minicard Pink Pather/60GHz Card H=9




DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title		WLAN/Pink Pather Mini Card	
Size		Document Number	
Date		Wednesday, April 10, 2013	
Sheet		37 of 77	
Rev		1.0	
LA-9411P			

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE REPRODUCED OR DISCLOSED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NO PART OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN PERMISSION.




Mini WWAN/GPS/LTE/UWB H=9




(1) Wake Enabled and Active
(2) Wake NOT Enabled nor Active

PWR Rail	Voltage Tolerance	D0-D2&D3 hot Power		D3 cold Power	
		Peak (mA)	Typ (mA)	Peak (mA)	Typ (mA)
+3.3V_PCIE_WWAN	+/-9%	2750	800	800 (1)	150 (1) 5 (2)




MOSEL 1: PCIE interface
0: SATA interface



DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

Title	WWAN Mini Card	
Size	Document Number	Rev
RD	LA-9411P	1.0
Date:	Wednesday, April 10, 2013	Sheet 38 of 77


Express Card PWR S/W



Express Card Conn.


Note: Add connection on pin4, pin5, pin 13 and pin14 to support GMT 2nd source part

Power Control for +3.3V_RUN




Power Control for Mini card1 (+3.3V_PCIE_WWAN)

Power Control for Mini card2 (+3.3V_WLAN)



Power Control for Mini card3 (+3.3V_PCIE_FLASH)



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

PCIE-SATA SW / PCIE PWR

Size	Document Number	Rev
	LA-9411P	1.0


Date: Wednesday, April 10, 2013 Sheet 39 of 77

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Right Side Top (JUSB1)

USB 3.0 repeater change to SA00005OR00

Pin24 internal pull-down (pin control mode)



Bypass USB3.0 Repeater

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Title			
USB3.0 JUSB1 Right Side Top			
Size	Document Number	Rev	
		1.0	
Date:	Wednesday, April 10, 2013	Sheet	40 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, WITHIN THIS SHEET, THE INFORMATION CONTAINS MAY BE TRAVEL OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN AUTHORIZATION.

Right Side Middle (JUSB2)


USB 3.0 repeater change to SA000050R00

Pin24 internal pull-down
(pin control mode)



Bypass USB3.0 Repeater

- R2.2 close to R3690.1
- R4.2 close to R3691.1
- C2.1 close to C1520.1
- C3.1 close to C1521.1
- R10.1 close to C1516.1
- R11.1 close to C1517.1
- R12.1 close to C1518.1
- R13.1 close to C1519.1



Parade

A_EQ0	A_EQ1	B_EQ0	B_EQ1	Recommended EQ
0	0	0	0	EQ enable
0	1	0	1	loss up to 14.5dB
1	0	1	0	loss up to 7dB
1	1	1	1	loss up to 11.5dB



EQ A/B	EQ setting
0	3dB
OPEN	6dB
1	9dB

DE A/B	DE setting
0	0dB
OPEN	-3dB
1	-6dB



A_DE0	A_DE1	B_DE0	B_DE1	Recommended De-Emphasis
0	0	0	0	-3.5dB
0	1	0	1	-7dB
1	0	1	0	0dB
1	1	1	1	5dB boost output swing

Both A_EQ&B_EQ have internal pull-down 150k

Both A_DE&B_DE have internal pull-down 150k



D88, D89 must be as close as possible to JUSB2



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

USB3.0 JUSB2 Right Side Mid

LA-9411P


Date: Wednesday, April 10, 2013 Sheet 41 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Right Side bottom (JUSB3)

USB 3.0 repeater change to SA000050R00



Pin24 internal pull-down (pin control mode)



Bypass USB3.0 Repeater







D90, D91 must be as close as possible to JUSB3




DELL CONFIDENTIAL/PROPRIETARY

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
INFORMATION AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE EXPRESS WRITTEN
AUTHORIZATION OF DELL. IN ADDITION, NO PART OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT THE EXPRESS WRITTEN PERMISSION OF DELL.

Compal Electronics, Inc.	
USB3.0 JUSB3 Right Side bot	
File	Document Number
LA-9411P	
Date: Wednesday, April 10, 2013	Sheet 42 of 77



JUSB4



PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN CONSENT OF DELL.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

USB3.0_JUSB4 Left Side

LA-9411P

Rev 1.0

Date: Wednesday, April 10, 2013 Sheet 43 of 77




DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.		
DOCKING CONN		
File		
Size	Document Number	Rev
	LA-9411P	1.0
Date:	Wednesday, April 10, 2013	Sheet 44 of 77

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
 BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
 PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.vitalix.vn



VGA_ID0	
Discrete	0
UMA	1






















DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

File	ECE5048		Rev	1.0
Size	Document Number	LA-9411P		
Date:	Wednesday, April 10, 2013	Sheet	45	of 77

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
 BE REPRODUCED OR DISCLOSED TO ANY OTHER PARTY WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
 PARTY WITHOUT THE EXPRESS WRITTEN PERMISSION OF DELL.

www.victech.com



www.Vinafix.vn

PROPRIETARY NOTE
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL AND SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, THIS SHEET AND THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

MEC5075

LA-9411P

Document Number

Revision

Date: Wednesday, April 18, 2012


Sheet 46 of 77

Channel	Location
DP1/DN1	CPU
DP2/DN2	DIMM
DP3/DN3	VGA
DP4/DN4	V.R


1: Channel 1 will provide Thermistor Readings
0: Channel 1 will provide Diode Readings

When 5075 solution use PWM FAN


Touch Pad




RSMRST#




MDC




Keyboard




I/O Board




LID SW



PITCH 1.0



(PITCH 0.5) Right side LED



DELL CONFIDENTIAL/PROPRIETARY


PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NOTHING IN THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

		Compal Electronics, Inc.	
		Title Int KB/TP/BT/RSMRST/MDC	Rev 1.0
Size Document Number LA-9411P	Date Wednesday, April 10, 2013	Sheet 47	of 77


SI4164DY		
VDS	RDS (on)	ID (A)
30	0.0032ohm at VGS=10V	30A
30	0.0039ohm at VGS=4.5V	26.3A

DC/DC Interface


Power Control for +3.3V_ALW_PCH



Power Control for +3.3V_RUN_GFX




Power Control for +5V_RUN




Power Control for +5V_MOD


Discharge Circuit



Power Control for +3.3V_M



Power Control for +3.3V_LAN



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

POWER CONTROL

LA-9411P




Date: Wednesday, April 10, 2013 Sheet 48 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


www.vinafix.vn



PEG_CRX_GTX_P0	15G@	CV1	2	1	0.22U	0402	16V7K	PEG_CRX_GTX_C_P0
PEG_CRX_GTX_N0	15G@	CV2	2	1	0.22U	0402	16V7K	PEG_CRX_GTX_C_N0
PEG_CRX_GTX_P1	15G@	CV4	2	1	0.22U	0402	16V7K	PEG_CRX_GTX_C_P1
PEG_CRX_GTX_N1	15G@	CV3	2	1	0.22U	0402	16V7K	PEG_CRX_GTX_C_N1
PEG_CRX_GTX_P2	15G@	CV5	2	1	0.22U	0402	16V7K	PEG_CRX_GTX_C_P2
PEG_CRX_GTX_N2	15G@	CV6	2	1	0.22U	0402	16V7K	PEG_CRX_GTX_C_N2
PEG_CRX_GTX_P3	15G@	CV7	2	1	0.22U	0402	16V7K	PEG_CRX_GTX_C_P3
PEG_CRX_GTX_N3	15G@	CV8	2	1	0.22U	0402	16V7K	PEG_CRX_GTX_C_N3
PEG_CRX_GTX_P4	15G@	CV9	2	1	0.22U	0402	16V7K	PEG_CRX_GTX_C_P4
PEG_CRX_GTX_N4	15G@	CV10	2	1	0.22U	0402	16V7K	PEG_CRX_GTX_C_N4
PEG_CRX_GTX_P5	15G@	CV11	2	1	0.22U	0402	16V7K	PEG_CRX_GTX_C_P5
PEG_CRX_GTX_N5	15G@	CV12	2	1	0.22U	0402	16V7K	PEG_CRX_GTX_C_N5
PEG_CRX_GTX_P6	15G@	CV14	2	1	0.22U	0402	16V7K	PEG_CRX_GTX_C_P6
PEG_CRX_GTX_N6	15G@	CV15	2	1	0.22U	0402	16V7K	PEG_CRX_GTX_C_N6
PEG_CRX_GTX_P7	15G@	CV16	2	1	0.22U	0402	16V7K	PEG_CRX_GTX_C_P7
PEG_CRX_GTX_N7	15G@	CV17	2	1	0.22U	0402	16V7K	PEG_CRX_GTX_C_N7



don't connect to PCH



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

MARX-PCIE

LA-9411P

Date: Wednesday, April 10, 2013 Sheet 49 of 77

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
 BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
 PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET






STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS	RECOMMENDED SETTINGS
TX_PWR5_ENB	GPIO0	POE FULL TX OUTPUT SWING	0: 50% swing 1: Full swing	X
TX_DEEMPH_EN	GPIO1	POE TRANSMITTER DE-EMPHASIS	0: disable 1: enable	X
RSVD	GPIO2	Advertises PCIe speed when compliance test	0: 2.5GT/s 1: 5GT/s	0
RSVD	GPIO8	RESERVED		0
BF_VGA_DS	GPIO9	VGA ENABLED		0
RSVD	GPIO21	RESERVED		0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0: disable 1: enable	X
ROMCFG(G20)	GPIO(13:11)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT		XXX
VP_DEVICE_STRAP_ENA	VS2SYNC	IGNORE VIP DEVICE STRAPS		0
RSVD	HS2SYNC			0
RSVD	GENERICC			0
AUD1[1]	HSYNC	AUD1[1] AUD0[0]	0: 0% audio function 1: 1 Audio for DisplayPort and HDMI if dongle is detected 2: 0 Audio for DisplayPort only 3: 1 Audio for both DisplayPort and HDMI	11
AUD0[0]	VSYNCS			

AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET

GPIO21	HS2SYNC	GENERICC	GPIO2	GPIO8
--------	---------	----------	-------	-------




STRAPS



GPU_PWR_LEVEL	LOW	High Performance
LOW	Low Performance	High Performance
HIGH	High Performance	Low Performance

PS_1 (3:2:1) for MMBT	RV241_PU	RV242_PU	RV243
001: 8.45K	8.45K	2K	NC
010: 8.45K	8.45K	2K	NC










TX_PWR5_ENB	GPIO0	Transmitter Power Saving Enable
0	50% Tx output swing for mobile mode	Full Tx output swing (Default setting for Desktop)
1	Full Tx output swing for mobile mode	50% Tx output swing (Default setting for Desktop)

TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable
0	Tx de-emphasis disabled for mobile mode	Tx de-emphasis enabled (Default setting for desktop)
1	Tx de-emphasis enabled for mobile mode	Tx de-emphasis disabled (Default setting for desktop)

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.
MARX-GPIO,HDMI,DP,DAC
LA-9411P
 Date: Wednesday, April 10, 2013



GPU_VDD_SENSE/GPU_VSS_SENSE route as differential pair

<-66> GPU_VDD_SENSE >> GPU_VDD_SENSE


<-66> GPU_VSS_SENSE >> GPU_VSS_SENSE

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN CONSENT OF DELL.


DELL CONFIDENTIAL/PROPRIETARY

	Compal Electronics, Inc.		
	MARX-Power		
	LA-9411P	Rev 1.0	
Size	Document Number	Date	Wednesday, April 10, 2013
Sheet 51 of 77			


www.vitalix.vn



VSS_MECH AW1
VSS_MECH AW39
VSS_MECH



DP/TMDS/LVDS Transmitter Power
0.95V@280mA per port



MLPS Bit	AMD recommended setting			
	strap	R_PU	R_PD	C
PS0:	11001	RV243=8.45K	RV201=2K	CV335=NC
PS1:	11000	RV237=NC	RV238=4.75K	CV329=NC
PS2:	00000	RV239=NC	RV240=4.75K	CV331=0.68u
PS3:	11000	RV241=NC	RV242=4.75K	CV333=NC

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR ANY INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN CONSENT OF DELL.



www.vietnix.vn

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

Title: **MARX-DP Power,GND**
LA-9411P

Size: Document Number
Date: Wednesday, April 10, 2013 Sheet 52 of 77

Rev 1.0



route 50ohms single-ended/100ohms diff and keep short
 Debug only, for clock observation, if not needed, DNI 5mil 5mil

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title		
MARX-PLL Power		
Size	Document Number	Rev
	LA-9411P	1.0
Date:	Wednesday, April 10, 2013	Sheet 53 of 77

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

GDDR5 CMD Mapping Table

Signal	Pin	Device Pin	Device Name
DOA0 [0..31]	<<>	DOA0 [0..31]	<-56>
DOA1 [0..31]	<<>	DOA1 [0..31]	<-57>
MAA0 [0..8]	<<>	MAA0 [0..8]	<-56>
MAA1 [0..8]	<<>	MAA1 [0..8]	<-57>
EDCA0 [0..3]	<<>	EDCA0 [0..3]	<-56>
EDCA1 [0..3]	<<>	EDCA1 [0..3]	<-57>
DDBIA0 [0..3]	<<>	DDBIA0 [0..3]	<-56>
DDBIA1 [0..3]	<<>	DDBIA1 [0..3]	<-57>

Signal	Pin	Device Pin	Device Name
DOA0_0	C37	DOA0_0	
DOA0_1	A35	DOA0_1	
DOA0_2	A35	DOA0_2	
DOA0_3	E34	DOA0_3	
DOA0_4	D33	DOA0_4	
DOA0_5	D33	DOA0_5	
DOA0_6	F32	DOA0_6	
DOA0_7	E32	DOA0_7	
DOA0_8	D31	DOA0_8	
DOA0_9	F30	DOA0_9	
DOA0_10	C30	DOA0_10	
DOA0_11	A30	DOA0_11	
DOA0_12	F28	DOA0_12	
DOA0_13	D28	DOA0_13	
DOA0_14	A28	DOA0_14	
DOA0_15	E28	DOA0_15	
DOA0_16	D27	DOA0_16	
DOA0_17	F26	DOA0_17	
DOA0_18	C26	DOA0_18	
DOA0_19	A26	DOA0_19	
DOA0_20	F24	DOA0_20	
DOA0_21	C24	DOA0_21	
DOA0_22	A24	DOA0_22	
DOA0_23	E24	DOA0_23	
DOA0_24	D22	DOA0_24	
DOA0_25	A22	DOA0_25	
DOA0_26	F22	DOA0_26	
DOA0_27	D21	DOA0_27	
DOA0_28	A20	DOA0_28	
DOA0_29	F20	DOA0_29	
DOA0_30	D19	DOA0_30	
DOA0_31	E18	DOA0_31	
DOA1_0	C18	DOA1_0	
DOA1_1	A18	DOA1_1	
DOA1_2	F17	DOA1_2	
DOA1_3	D17	DOA1_3	
DOA1_4	A16	DOA1_4	
DOA1_5	F15	DOA1_5	
DOA1_6	D15	DOA1_6	
DOA1_7	E14	DOA1_7	
DOA1_8	F14	DOA1_8	
DOA1_9	D13	DOA1_9	
DOA1_10	F12	DOA1_10	
DOA1_11	A11	DOA1_11	
DOA1_12	D11	DOA1_12	
DOA1_13	F10	DOA1_13	
DOA1_14	A10	DOA1_14	
DOA1_15	C10	DOA1_15	
DOA1_16	G13	DOA1_16	
DOA1_17	H13	DOA1_17	
DOA1_18	J13	DOA1_18	
DOA1_19	H11	DOA1_19	
DOA1_20	G11	DOA1_20	
DOA1_21	G8	DOA1_21	
DOA1_22	K9	DOA1_22	
DOA1_23	K10	DOA1_23	
DOA1_24	G9	DOA1_24	
DOA1_25	A8	DOA1_25	
DOA1_26	C8	DOA1_26	
DOA1_27	E8	DOA1_27	
DOA1_28	A8	DOA1_28	
DOA1_29	C8	DOA1_29	
DOA1_30	E8	DOA1_30	
DOA1_31	A8	DOA1_31	

Signal	Pin	Device Pin	Device Name
MAA0_0/MAA_0	G24	MAA0_0	
MAA0_1/MAA_1	H24	MAA0_1	
MAA0_2/MAA_2	J24	MAA0_2	
MAA0_3/MAA_3	H26	MAA0_3	
MAA0_4/MAA_4	J26	MAA0_4	
MAA0_5/MAA_5	H21	MAA0_5	
MAA0_6/MAA_6	H19	MAA0_6	
MAA0_7/MAA_7	H20	MAA0_7	
MAA1_0/MAA_8	L13	MAA1_0	
MAA1_1/MAA_9	L15	MAA1_1	
MAA1_2/MAA_10	L16	MAA1_2	
MAA1_3/MAA_11	L17	MAA1_3	
MAA1_4/MAA_12	L18	MAA1_4	
MAA1_5/MAA_BA2	L19	MAA1_5	
MAA1_6/MAA_BA0	L17	MAA1_6	
MAA1_7/MAA_BA1	L17	MAA1_7	

Signal	Pin	Device Pin	Device Name
WCKA0_0/D0MA_0	A32	WCKA0_0	<-56>
WCKA0B_0/D0MA_1	C32	WCKA0B_0	<-56>
WCKA0_1/D0MA_2	D23	WCKA0_1	<-56>
WCKA0B_1/D0MA_3	E22	WCKA0B_1	<-56>
WCKA1_0/D0MA_4	C14	WCKA1_0	<-56>
WCKA1B_0/D0MA_5	A14	WCKA1B_0	<-56>
WCKA0_2/D0MA_6	E10	WCKA0_2	<-57>
WCKA1_1/D0MA_7	D9	WCKA1B_1	<-57>

Signal	Pin	Device Pin	Device Name
EDCA0_0/Q0SA_0	C34	EDCA0_0	
EDCA0_1/Q0SA_1	D29	EDCA0_1	
EDCA0_2/Q0SA_2	D25	EDCA0_2	
EDCA0_3/Q0SA_3	E20	EDCA0_3	
EDCA1_0/Q0SA_4	E16	EDCA1_0	
EDCA1_1/Q0SA_5	C12	EDCA1_1	
EDCA1_2/Q0SA_6	J10	EDCA1_2	
EDCA1_3/Q0SA_7	D7	EDCA1_3	

Signal	Pin	Device Pin	Device Name
DDBIA0_0/Q0SA_0B	A34	DDBIA0_0	
DDBIA0_1/Q0SA_1B	E30	DDBIA0_1	
DDBIA0_2/Q0SA_2B	E26	DDBIA0_2	
DDBIA0_3/Q0SA_3B	C20	DDBIA0_3	
DDBIA1_0/Q0SA_4B	C16	DDBIA1_0	
DDBIA1_1/Q0SA_5B	C12	DDBIA1_1	
DDBIA1_2/Q0SA_6B	J11	DDBIA1_2	
DDBIA1_3/Q0SA_7B	F8	DDBIA1_3	

Signal	Pin	Device Pin	Device Name
ADBIA0/ODTA0	J21	ADBIA0	<-56>
ADBIA1/ODTA1	G19	ADBIA1	<-57>

Signal	Pin	Device Pin	Device Name
CLKA0	H27	CLKA0	<-56>
CLKA0B	G27	CLKA0#	<-56>
CLKA1	J14	CLKA1	<-57>
CLKA1B	H14	CLKA1#	<-57>


Signal	Pin	Device Pin	Device Name
RASAO#	K23	RASAO#	<-56>
RASAI#	K19	RASAI#	<-57>
CASAO#	K20	CASAO#	<-56>
CASAI#	K17	CASAI#	<-57>
CSA0#_0	K24	CSA0#_0	<-56>
CSA1#_0	K27	CSA1#_0	<-56>
CSA1#_1	M13	CSA1#_1	<-57>

Signal	Pin	Device Pin	Device Name
CKEAO	K21	CKEAO	<-56>
CKEAI#	J20	CKEAI#	<-57>
WEAO#	K26	WEAO#	<-56>
WEAI#	L15	WEAI#	<-57>

Signal	Pin	Device Pin	Device Name
MAA0_8/MAA_13	H23	MAA0_8	
MAA1_8/MAA_14	J19	MAA1_8	
MAA0_9/MAA_15	M21	MAA1_9	
MAA1_9/RVSD	M20		

Signal	Pin	Device Pin	Device Name
CMD12		RAS#	
CMD15		CAS#	
CMD5		WE#	
CMD0		CS#	
CMD8		AB1#	
CMD10		A0 A10	
CMD11		A1 A9	
CMD2		A2 BA0	
CMD1		A3 BA3	
CMD3		A4 BA2	
CMD9		A5 BA1	
CMD7		A6 A11	
CMD6		A7 A8	
CMD25		A12 FRU	
CMD14		CKE#	
CMD13		RESET#	

SI4164DY	RDS (on)	ID (A)
VDS	30 0.0032ohm at VGS=10V	30A
	30 0.0039ohm at VGS=4.5V	26.3A



For Mars DNI RV28, RV31, RV32, RV34, RV35

MARS-PRO_FC8GA962-D


PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
 BE REPRODUCED OR DISCLOSED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
 IN THE EVENT THAT THE INFORMATION CONTAINED HEREIN IS USED BY OR DISCLOSED TO ANY THIRD
 PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.






Title: **MARX-MEM Interface A**

Size: Document Number **LA-9411P** Rev 1.0

Date: Wednesday, April 10, 2013 Sheet 54 of 77



DOB0 [0..31] <<>> DOB0 [0..31] <-58>
 DOB1 [0..31] <<>> DOB1 [0..31] <-59>
 MAB0 [0..8] <<>> MAB0 [0..8] <-58>
 MAB1 [0..8] <<>> MAB1 [0..8] <-59>
 EDCB0 [0..3] <<>> EDCB0 [0..3] <-58>
 EDCB1 [0..3] <<>> EDCB1 [0..3] <-59>
 DDBIB0 [0..3] <<>> DDBIB0 [0..3] <-58>
 DDBIB1 [0..3] <<>> DDBIB1 [0..3] <-59>



This basic topology should be used for DRAM_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and | | Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.
 Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Title			
MARX-MEM Interface B			
Size	Document Number	Rev	
	LA-9411P	1.0	
Date:	Wednesday, April 10, 2013	Sheet	55 of 77

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.vietnix.vn

Memory Partition A - Lower 16 bits

64X32 GDDR5



PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
 BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
 PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

File: **MARX-VRAM A Lower**

Size: Document Number **LA-9411P** Rev: 1.0


Date: Wednesday, April 10, 2013 Sheet: 56 of 77

www.Vinafix.vn

Memory Partition A - Upper 16 bits

MIRROR

NORMAL



PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.
MARX-VRAM A Upper
 LA-9411P
 Date: Wednesday, April 10, 2013 Sheet 57 of 77


Memory Partition B - Lower 16 bits

- DOB0 [0..31] <<<> DOB0 [0..31] <-55>
- EDCB0 [0..3] <<<> EDCB0 [0..3] <-55>
- DDBB0 [0..3] <<<> DDBB0 [0..3] <-55>
- MAB0 [0..8] <<<> MAB0 [0..8] <-55>

NORMAL




MIRROR



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY		
Compal Electronics, Inc.		
File	MARX-VRAM_B Lower	
Size	Document Number	Rev
	LA-9411P	1.0
Date:	Wednesday, April 10, 2013	Sheet 58 of 77

Memory Partition B - Upper 16 bits









THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
Title: MARX-VRAM_B Upper	
Size: Document Number	Rev: 1.0
LA-9411P	
Date: Wednesday, April 10, 2013	Sheet: 99 of 77

www.vinafix.vn

All de-pop for droop module media battery



DELL CONFIDENTIAL/PROPRIETARY

		Compal Electronics, Inc.	
		Title PWR +DCIN	
Size	Document Number	Rev 0.4	
Date: Wednesday, April 10, 2013		Sheet 60	of 77

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. OR ANY OTHER COMPAL ELECTRONICS, INC. EMPLOYEE. NO PART OF THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


www.vitalix.vn

$$VFB2=2V, PR100=(V_{out}-0.5*V_{ripple}-2)/2*PR102$$

+3.3V_ALW2

+3.3V_RTC_LDO

$$VFB1=2V, PR101=(V_{out}-0.5*V_{ripple}-2)/2*PR104$$




3VALWP
 Ripple voltage -
 Static load 3% / Dynamic load 5%
 Frequency 350kHz
 TDC 7.33A
 Peak Current 10.48A
 OCP current 12.57A

	TYP	MAX
H/S Rds (on)	24mohm	30mohm
L/S Rds (on)	10.3mohm	12.4mohm
Choke DCR Max:	17mohm	
Choke I _{typ} :	8.3A / Isat:10.8A	
Bulk cap ESR	15mohm	

5VALWP
 Ripple voltage -
 Static load 3% / Dynamic load 5%
 Frequency 300kHz
 TDC 5.613A
 Peak Current 8A
 OCP current 9.6A

	TYP	MAX
H/S Rds (on)	24mohm	30mohm
L/S Rds (on)	10.3mohm	12.4mohm
Choke DCR Max:	28mohm	
Choke I _{typ} :	6.6A / Isat:8.2A	
Bulk cap ESR	15mohm	




DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data	
Issued Date	2012/01/17	Deciphered Date
		2013/01/16

Title	
PWR 3VALWP/5VALWP	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTS AND TRADE SECRET INFORMATION TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Document Number	Rev
LA-9411P	0.4
Date:	Sheet
Wednesday, April 10, 2013	61 of 77



0.675V_{olt} +/- 5%
 TDC 0.525A
 Peak Current 0.75A

1.35VP
 Ripple voltage -
 Static load 3% / Dynamic load 5%
 Frequency 250kHz
 TDC 13A
 Peak Current 18.67A
 OCP current 22.4A

	TYP	MAX
H/S Rds (on)	:12.2mohm	15mohm
L/S Rds (on)	:2.75mohm	3.5mohm
Choke DCR	2.35mohm	
Choke Ityp	21.3 / Isat:22.4A	
Bulk cap ESR	10mohm	



+1.35V_MEN_P
 FB sense trace


$$VFB=0.75V, 1.35= 0.75*(1+PR204/PR207)$$



DELL CONFIDENTIAL/PROPRIETARY

Security Classification				Compal Secret Data				Title					
Issued Date				2012/01/17		Deciphered Date		2013/01/16		Compal Electronics, Inc.			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number					
								LA-9411P					
								Date: Wednesday, April 10, 2013					
								Sheet 62 of 77					

www.vinifix.vn




$$V_{out} = 0.7 * (1 + PR306 / PR307)$$

+1.05VSP
 Ripple voltage -
 Static load 3% / Dynamic load 5%
 Frequency 290kHz
 TDC 4.64A
 Peak Current 6.5A
 OCP current 7.8A
 TYP MAX
 H/S Rds(on) 24mohm , 30mohm
 L/S Rds(on) 10.3mohm , 12.4mohm
 Choke DCR 11mohm
 Choke Ityp:11A / Isat:14.5A
 Bulk cap ESR 10mohm

DELL CONFIDENTIAL/PROPRIETARY


Security Classification		Compal Secret Data		Title	
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	
				Document Number	
				LA-941IP	
				Date:	Wednesday, April 10, 2013
				Sheet	63 of 77
				Rev	0.4


+1.5VSP
 Ripple voltage -
 Static load 3% / Dynamic load 5%
 Frequency 1MHz
 TDC 1.329A
 Peak Current 1.9A
 OCP current 2.3A
 Choke DCR 27mohm
 Choke Ityp:3.2A / Isat:4A



DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS
 AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION
 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT
 MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

			Compal Electronics, Inc.	
			Title PWR_+1.5VSP	
Size	Document Number			Rev
	LA-9411P			0.4
Date:	Wednesday, April 10, 2013	Sheet	64	of 77



Bulk cap 470u 4.5mohm *4
 MLCC 10u *11 / 22u *19

TYP H/S Rds(on) :12.2mohm
 L/S Rds(on) :2.75mohm
 MAX 15mohm
 3.5mohm

Local sense put on HW site


DELL CONFIDENTIAL/PROPRIETARY

WWW.VIAFORUM.COM



Compal Electronics, Inc.	
File PWR_VCORE_ISL95812 for QC	
Size Document Number	Rev 0.4
LA-9411P	
Date: Wednesday, April 10, 2013	Sheet 85 of 77

Initial voltage is 0.85V



VID4	VID3	VID2	VID1	VID0	V _o
0	1	1	0	1	1.175
0	1	1	1	0	1.15
0	1	1	1	1	1.125
1	0	0	0	0	1.1
1	0	0	1	1	1.075
1	0	0	1	0	1.05
1	0	0	1	1	1.025
1	0	1	0	0	1
1	0	1	0	1	0.975
1	0	1	1	0	0.95
1	0	1	1	1	0.925
1	1	0	0	0	0.9
1	1	0	0	1	0.875
1	1	0	1	0	0.85
1	1	0	1	1	0.825
1	1	1	0	0	0.8
1	1	1	0	1	0.775

VCC GFXCORE
 Frequency 300kHz
 TDC 38A
 Peak Current 57A
 OCP current 68.4A
 TYP
 H/S Rds (on) : 12.2mohm , 15mohm
 L/S Rds (on) : 2.75mohm , 3.5mohm
 Choke DCR 0.97mohm
 Choke Ityp:19A / Isat:25A

Bulk cap 470u 4.5mohm *4
 MLCC 1u *30 / 10u *4

Layout Note:
 Place near Phase1 Choke

OCP setting
 Ri = PR659


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.
PWR +GPU CORE
 Title
 Size Document Number
LA-9411P
 Date: Wednesday, April 10, 2013 Sheet 66 of 77

www.vitalix.vn

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS TO BE KEPT STRICTLY PRIVATE AND NOT REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. ANY UNAUTHORIZED USE, REPRODUCTION, OR DISSEMINATION OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE SUBJECT TO LEGAL ACTION.

$$V_{FB}=0.6V \quad V_o=V_{FB} * (1+PR683/PR684)=0.6 * (1+5.9K/10K)=0.95V$$



+VGA_PCIE (0.95V)
 Ripple voltage -
 Static load 3% / Dynamic load 5%
 Frequency 1MHz
 TDC 3.2A
 Peak Current 4.56A
 OCP current 5.47A
 Choke DCR 29mohm
 Choke I_{typ}:4.9A / I_{sat}:9A

+VGA_PCIE
 1.8Volt
 Ripple voltage -
 Static load 3% / Dynamic load 5%
 Frequency 1MHz
 TDC 1.43A
 Peak Current 2A
 OCP current 2.46A
 Choke DCR 27mohm
 Choke I_{typ}:3.2A / I_{sat}:4A



$$V_{FB}=0.6V \quad V_o=V_{FB} * (1+PR687/PR689)=0.6 * (1+20K/10K)=1.8V$$

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.		
Title PWR +VGA_PCIE/+1.8V_RUN_GFX		
Size Document Number		Rev 0.4
LA-9411P		
Date: Wednesday, April 10, 2013		Sheet 67 of 77


TYP MAX
H/S Rds(on) 12.2mohm , 15mohm
L/S Rds(on) 2.7mohm , 3.5mohm
Choke DCR 6.2mohm
Choke Itye:14.2A / Isat:15A



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.
PWR Charger for DSC
LA-9411P

File: _____
Size: _____
Date: Wednesday, April 10, 2013 Sheet 68 of 77



Purpose: Trigger PROCHOT# when active battery is removed from system. Allows EC to re-establish system performance for battery next in line.


Purpose: Turn on the PQ817 for primary or module bay battery to provide power to dock side without AC exist.

Purpose: Turn on the PQ815 for slice battery discharge without AC exist.



Purpose: Turn on the PQ815 for slice battery discharge without AC exist.

Purpose: Turn on the PQ815 for slice battery discharge without AC exist.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.
PWR_Selector
LA-9411P
 Date: Wednesday, April 10, 2013 Sheet 69 of 77


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL CORP. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, RECEIVERS SHALL BE RESPONSIBLE FOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

www.vinatrix.vn

		Compal Electronics, Inc.	
		PWR PROCESSOR DECOUPLING	
Size	Document Number	Rev 0.4	
		LA-9411P	
Date	Wednesday, April 10, 2013	Sheet	70 of 77

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	7	HW	8/24/2012	COMPAL	Change DRAMPWROK Pull up Power rail to Suspend	Base on EDS 1.0 (page124). Change RC4 PM_DRAM_PWRGD pull up power rail to +3.3V_ALW_PCH.	X00 (0.2)
2	16	HW	8/24/2012	COMPAL	Remove DGPU_HOLD_RST# double pull up.	Remove RH74 DGPU_HOLD_RST# pull up.	X00 (0.2)
3	20	HW	8/24/2012	COMPAL	Remove mCARD_PCIE_SATA# double pull up.	Remove RH196 mCARD_PCIE_SATA# pull up.	X00 (0.2)
4	48	HW	8/27/2012	COMPAL	Correct DC to DC interface Pull up power rail to +PWR_SRC_S	R905.1, R911.1, R917.1, R930.1, R906.1 and R912.1 change to +PWR_SRC_S	X00 (0.2)
5	13, 14	HW	8/27/2012	COMPAL	Follow DG DDR3L VREF_DQ Control as pagel20. it pull up power rail should be +1.35V_MEM	Modify RD19.1, RD22.1, RD15.1 net name to +1.35V_MEM.	X00 (0.2)
6	46, 16	HW	8/30/2012	COMPAL	Follow EDS page 131 as DSW rail	Modify AC_PRESENT R835.1 to +PCH_VCCDSW3_3 Add PCH_PCIE_WAKE# RH92.1 to +PCH_VCCDSW3_3 De-populate RH78 with +3.3V_ALW_PCH power rail	X00 (0.2)
7	46	HW	8/27/2012	COMPAL	Correct GPU_SMBDAT, GPU_SMBCLK Pull up power rail to +3.3V_RUN	Modify GPU_SMBDAT R829,1, GPU_SMBCLK R822.1 to +3.3V_RUN	X00 (0.2)
8	33	HW	8/27/2012	COMPAL	Change LANWAKE#_R Pull up power rail to +3.3V_LAN	Modify R558.1 power rail to +3.3V_LAN	X00 (0.2)
9	46	HW	8/29/2012	COMPAL	Modify THERMATRIP2# control by +VCCIO_OUT	Modify Q4.2 to +VCCIO_OUT.	X00 (0.2)
10	47	HW	8/27/2012	COMPAL	Back E4 RSMRST RESET IC solution and add pull up at PCH_RSMRST#_Q	Modify U8 to RT9818A-44GU3 Add Pull up 8.2Kohm to +3.3V_ALW_PCH on PCH_RSMRST#_Q	X00 (0.2)
11	35	HW	8/27/2012	COMPAL	Back E4 JUSH pin out	JUSH1 back to 20pins.	X00 (0.2)
12	51	HW	8/27/2012	AMD	Modify GPU power net	+VDDCI change to +GPU_CORE power net	X00 (0.2)
13	48	HW	8/27/2012	COMPAL	Correct +1.35V_CPU_VDDQ Discharge net name	Modify R926.2 Net name to +1.35V_CPU_VDDQ	X00 (0.2)
14	36	HW	8/27/2012	COMPAL	Update OZ777 ES2 symbol	U38 OZ777FJ2LN_QFN48P_6X6 symbol updated	X00 (0.2)
15	38	HW	8/27/2012	COMPAL	Replace U7 SATA Repeater and U95 SATA/PCIE SW by U7 ASM1467 SATA/PCIE Repeater.	Modify U7 circuit	X00 (0.2)
16	33, 34	HW	9/4/2012	COMPAL	LAN LED support unobtrusive mode on System board	Modify Q325, Q326 LAN LED control circuit between LAN SW MB and MB CONN.	X00 (0.2)
17	16	HW	8/27/2012	COMPAL	Base on EDS 1.0 Page 124 Modify SIO_SLP_LAN# to DSW Power rail	Modify SIO_SLP_LAN# RH80.1 to +PCH_VCCDSW3_3	X00 (0.2)
18	37	HW	8/27/2012	COMPAL	Modify CPPE#, USB_MCARD1_DET# Pull up power rail to +3.3V_RUN	Modify CPPE# R737.2, USB_MCARD1_DET# R739.2 net name to +3.3V_RUN	X00 (0.2)
19	29	HW	8/28/2012	DELL	Cost Down Concept	Replace (U21, U24) NOT Gate by (Q5, Q6) N-Channel MOSFET with Pull high resistor on CA_DET#	X00 (0.2)
20	30	HW	8/28/2012	REALTEK	Codec AGND to DGND modify	Replace C981, C982, C983 0.1uf by R5, R6, R15 0ohm	X00 (0.2)
21	50	ESD	8/29/2012	COMPAL	Reserve GPU_HOT# control by H_PROCHOT#	Reserve H_PROCHOT# with level shift circuit to control GPU_HOT#	X00 (0.2)

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			EE P.I.R (1/4)		
Size	Document Number		Rev		
	LA-9411P		1.0		
Date:	Wednesday, April 10, 2013		Sheet	72 of 77	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, WITHIN THIS SHEET, THE INFORMATION CONTAINS MAY BE TRAVEL OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL.

www.vinafix.vn

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
22	24	ME	8/30/2012	COMPAL	ME request	Change SW1 power switch to SN11100580L SKRBAAE010_4P~D	X00(0.2)
23	45	HW	9/3/2012	DELL	GPIO MAP2.4	1.Assign ECE5048_TX at 5048 GPIOE1/TXD 2.Remove 1.8V_RUN_PWRGD across X5 at 5048 GPIOK2 pin B10. 3.Move USB_PWR_SHR_EN# to GPIOK2 pin B10 4.Free up 5048 GPIOG3 (DYN_TURB_PWR_ALRT#), de-populate R796	X00(0.2)
24	35	HW	9/4/2012	COMPAL	Follow INTEL Check list 1.0 reserve JAPS1 pin4, 7 connection	1.Reserve JAPS1 PIN4 of R23 SIO_SLP_S5# and R17 +3.3V_ALW_PCH 2.Reserve JAPS1 PIN7 of R24 +3.3V_ALW	X00(0.2)
25	46	HW	9/18/2012	COMPAL	Added a 0ohm at U51 VTR_ADC pin.	Added R839 0ohm between +3.3V_ALW and U51.A58 pin.	X01(0.3)
26	47	HW	9/19/2012	INTEL	Stuff RTC cell can't power on issue	Reserve R1636 pull down resistor on PCH_RSMRST#_Q.	X01(0.3)
27	20,46	HW	9/24/2012	COMPAL	GPIO MAP2.5	1.Remove POA_WAKE# at 5075 VCI_INT3# pin B68 2.Remove FP_POA_EN at 5048 GPIOI7/PWM5 pin A44. 3.Rename LANWAKE# to EC_WAKE# at 5048 GPIOI5/PWM2 pin B1. 4.Add LANWAKE# connect to 5075 pin B27 5.Reserve 0ohm between LANWAKE# and EC_WAKE#	X01(0.3)
28	11	HW	9/24/2012	COMPAL	HSW will internally power gate the VDDQ rail (+1.35V_CPU_VDDQ)	1.De-populated the +1.35V_CPU_VDDQ DC to DC circuit 2.add these two PJP5, PJP6 4x4mm Jumper between +1.35V_CPU_VDDQ and +1.35V_MEM power net.	X01(0.3)
29	46	HW	9/24/2012	COMPAL	Follow CRB1.2 PECI circuit	De-populate PECI_EC_R C290 CAP.	X01(0.3)
30	36	HW	9/24/2012	COMPAL	O2 Request	Add C802 0.1uF cap on SD_CD#.	X01(0.3)
31	30	HW	10/03/2012	COMPAL	When no external power, it Sleeve will be floating mode and no reference GND.	Add AUD_NB_MUTE# to control Sleeve pin.	X01(0.3)
32	16	HW	9/26/2012	COMPAL	Follow CRB, PCH_DPWROK circuit	Add RH120 100Kohm PD and close to PCH site.	X01(0.3)
33	32	HW	9/26/2012	COMPAL	Follow EDS, Change USB30_SMI# (GPIO13) pull up power rail to +3.3V_ALW_PCH.	Change R514.1 to +3.3V_ALW_PCH	X01(0.3)
34	38	HW	10/02/2012	Asmedia	Asmedia ASM1467 spec modify	1.Pin7 GND chage DE_A 2.Pin6 Reserved change to GND 3.Pin16 MOSEL change to Reserved 4.Pin17 DE_A change to MOSEL	X01(0.3)
35	27	HW	9/26/2012	COMPAL	Change EDP to LVDS converter solution to RTD2136R	1.Change U27 P/N:SA000067100(S IC RTD2136R-CG QFN 48P DP/LVDS CTRL) 2.Remove R102,R103 0ohms 3.Remove R107 4.7Kohm 4.Add R108 4.7Kohm 5.Remove U26 CAT24C64WI-GT3_S08_EEROM	X01(0.3)
36	28	HW	10/02/2012	COMPAL	Fix LCD T3 timing issue	Add R115 0ohm between LCD_ENVDD_CVT and U55.4 net to control +LCD_VDD power net.	X01(0.3)
37	30	HW	10/04/2012	COMPAL	Reserve Support universal jack	1.C195,C196 4.7U_0603_6.3V6K~D 2.R198,R199 1K_0402_5% 3.R209,R210 4.7K_0402_5%~D 4.D11,D12 RB751VM-40TE-17_SOD323-2~D	X01(0.3)
38	20,35	HW	10/05/2012	COMPAL	GPIO MAP2.6	1.Add SMART_DET# on PCH GPIOI5 and JUSH1 pin11. 2.Move EC_WAKE# from ECE5048[L]5 to MEC5075 GPIOI52. 3.Add ECE5048_PWRGD to MEC5075 GPIOI02 4.Add AND Gate of ECE5048_PWRGD, RUNPWROK to AND_PWRGD on ECE5048 A4 pin 5.Remove R842 pull up resistor	X01(0.3)

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, DISSEMINATED, OR TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.

www.vitalix.vn




Compal Electronics, Inc.		
EE P.I.R (2/4)		
Size	Document Number	Rev
	LA-9411P	1.0
Date: Wednesday, April 10, 2013		
Sheet		73 of 77

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
39	30	HW	10/08/2012	COMPAL	Remove IDT& TI Audio codec co-lay circuit	Remove IDT& TI Audio codec co-lay circuit	X01 (0.3)
40	37	HW	10/08/2012	COMPAL	Remove +1.5V_RUN power rail on JMINI3 card	1.Remove +1.5V_RUN power rail on JMINI3 card of pin6, 28 and 48 2.Remove C619, C620 cap	X01 (0.3)
41	54	HW	10/11/2012	COMPAL	Correct DGPU_PWR_EN# behavior	Add QV5	X01 (0.3)
42	30	HW	10/11/2012	REALTEK	Follow Realtek recommend circuit	1.Change L91,92,93,94 to R41,42,43,44 0_0603_5%~D 2.Change C973,974,975,76 1000P_0402_50V8-J 3.Change R1680,1681,1682,1683 0_0402_5%~D	X01 (0.3)
43	11	HW	10/25/2012	COMPAL	Follow CRB1.5 design	1. De-populate 10UF CC26,CC27,CC28,CC29,CC30,CC31,CC32,CC33 2. De-populate 22UF CC41,CC37,CC42,CC43,CC38,CC44,CC39,CC45.CC46 3. De-populate 330UF CC34	X01 (0.3)
44	11	HW	10/25/2012	COMPAL	Support Deep SX mode	1. De-populate RH79 0_0402 2. Populate R802 0_0402	X01 (0.3)
45	30	HW	12/25/2012	COMPAL	Follow Realtek recommend circuit	1.Change R1658,R1095 to jump 2.Change R1119 ,R1120 to 100K 3.Change R1677 R1679 to 9.1 ohm 4.Remove R25	X02 (0.4)
46	50	HW	12/25/2012	COMPAL	Follow AMD recommend	Change GPU_HOT# pull high fomr 100K to 4.7K	X02 (0.4)
47	28	HW	12/25/2012	COMPAL	Samsnug PANEL issue	Add pull down R1139 100K	X02 (0.4)
48	20	HW	12/25/2012	COMPAL	TLS issue	Change RH229 fomr 200K to 1K	X02 (0.4)
49	46	HW	12/25/2012	COMPAL	Follow DELL recommend	add 0ohm to short RUNPWROK and AND_PWRGD	X02 (0.4)
50	36	HW	12/25/2012	COMPAL	Follow GPIO map rev 3.0C	SP_TPM_LPC_EN reserve PCH GPIO22 to control	X02 (0.4)
51	13,14	HW	12/25/2012	COMPAL	Follow CRB1.5 DDR RAM M1&M3 circuit	Reserve circuit to control 1.+SA_DIMM1_VREFDQ ,+SA_DIMM2_VREFDQ 2.+SM_VREF_DIMM 3.DDR3_DRAMRST#_R	X02 (0.4)
52	30	HW	12/25/2012	COMPAL	Follow ESD	Remove D83,D23,D8,D37,DE1&DE2	X02 (0.4)
53	36	HW	03/28/2013	COMPAL	Follow O2 recommend	add R493 on SD_CD#	A00 (1.0)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY UNAUTHORIZED DISCLOSURE TO AN OUTSIDE PARTY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.

www.vitafix.vn

		
Compal Electronics, Inc.		
Title EE P.I.R (3/4)		
Size	Document Number	Rev
	LA-9411P	1.0
Date: Wednesday, April 10, 2013		
Sheet 74		of 77

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	66	+GPU_CORE	8/29	AMD	GPU_CORE merged with one of AMD Chip power rail - VDDCI	Delete VDDCI Power rail page	X00 (0.2)
2	60	+DC_IN	8/29	Compal	ESD Team change solution	Change PD1 PD2 Solution	X00 (0.2)
3	68	Charger for DSC	8/29	Compal	SMBus connection is wrong	Swap net CHARGER_SMBDAT and CHARGER_SMBCLK	X00 (0.2)
4	67	+VGA_PCIE/ +1.8V_RUN_GFX	8/29	Compal	DGPU_PWR_EN signal pull high voltage net is wrong	Change PR692 Pin1 net from +3.3V_ALW to +3.3V_RUN	X00 (0.2)
5	61	3VALWP/5VALWP	8/29	Compal	Find tune 3V/5V OCP setting	Change PR105 from 110k to 115k for 3.3V Change PR106 from 82.5k to 86.6k for 5V	X00 (0.2)
6	62	1.35V/0.675VSP	8/29	Compal	Change Enable signal from SIO_SLP_S4# to SUS_ON by HW request	Pop PR210 and depop PR206	X00 (0.2)
7	63	1.05VSP	8/29	Compal	Fint tune 1.05VSP OCP setting	Change PR302 from 64.9k to 68.1k	X00 (0.2)
8	65	VCORE_ISL95812 for QC	8/29	Compal	Fint tune DC loadline	Change PR537 from 2.55k to 2.37k	X00 (0.2)
9	66	+GPU_CORE	8/29	AMD	Adjust OCP setting for +GPU_CORE merge with VDDCI	Change PR659 from 787 to 1.37k	X00 (0.2)
10	66	+GPU_CORE	8/29	AMD	Adjust initial voltage from 1.125V to 0.85V	Pop PR602 PR604 PR608 PR605 PR610 PR612 Depop PR606 PR611 PR613 PR601 PR603 PR609	X00 (0.2)
11	65	VCORE_ISL95812 for QC	9/25	Compal	Fint tune DC loadline	Change PR535 from 475ohm to 511ohm Change PR537 from 2.37k to 2.55k	X01 (0.3)
12	65	VCORE_ISL95812 for QC	9/25	INTERSIL	Change schematic setting for new version IC (Rev3p0)	Change PR529 from 0 to 6.04k Change PR512 from 21k to 16.9k Change PR507 from 49.9k to 21k Change PR509 from 34k to 3.24k	X01 (0.3)
13	65	VCORE_ISL95812 for QC	9/25	Compal	Fint tune IMON	Change PR521 from 90.9k to 100k	X01 (0.3)
14	68	Charger for DSC	9/28	TI	Schematic setting for charger IC	Change PR722 from 0 to 4.02k	X01 (0.3)
15	69	Selector	9/28	Compal	Can not power on with only slice battery	Add PD819 and DOCK_SMB_ALERT# control signal	X01 (0.3)
16	69	Selector	9/28	Compal	Turn on DOCK_PWR_BAR NVDC blocking MOSFET(PQ815) to charge and discharge slice battery	Add PR882 and SLICE_BAT_PRES# control signal to replace SLICE_PREF_EN EC signal	X01 (0.3)
17	69	Selector	9/28	Compal	Turn off DOCK_PWR_BAR NVDC blocking MOSFET(PQ815) when AC connect to other NB or DOCK	Add PR886 PR887 and DOCK_DET# control signal to replace SLICE_PREF_EN EC signal	X01 (0.3)
18	60	+DC_IN	10/8	Compal	Reserve circuit for droop module battery function	Reserve PQ7 PD7 PR26 PC17 location	X01 (0.3)
19	69	Selector	10/8	Compal	Reserve circuit for droop module battery function	Reserve PR888 PR890 PR892 location	X01 (0.3)

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.		
Title PWR PIR 1		
Size	Document Number	Rev
	LA-9411P	0.4
Date: Wednesday, April 10, 2013		
Sheet		75 of 77

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

www.vitafix.vn

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
20	69	Selector	10/8	Compal	Abnormal waveform in PBAT_PRES# when remove battery	Change PD811 and PD804 location	X01 (0.3)
21	69	Selector	10/8	Compal	Avoid voltage appearing at the docking connector when either slice battery or E-Dock is not connected to notebook	Add PQ826	X01 (0.3)
22	65	VCORE_ISL95812 for QC	10/8	Compal	Remove the 1.05V_0.8V_PWROK connection by HW request	Delete PR517	X01 (0.3)
23	63	1.05VSP	10/8	Compal	Remove the 1.5V_RUN_PWRGD connection by HW request	Delete net 1.5V_RUN_PWRGD	X01 (0.3)
24	68	Charger for DSC	10/11	Compal	Reserve circuit for system throttling switching from AC to DC if droop module battery function	Reserve PU704 PC733 PR748 PQ710 PQ708 location	X01 (0.3)
25	60	+DC_IN	11/20	Dell	Reserve module battery connector circuit for droop module battery function	De-pop MBATT1 PC2 PR4 PR3 PR5 PL1 PR2 PD1 PC1 PJP1	X02 (0.4)
26	60	+DC_IN	11/20	Dell	Add Main battery control signal circuit for droop module battery function	Pop PQ7 (DMG2301U-7) PD7 (SDMK0340L-7-F) PC17 (1500pF) PR26 (0 ohm)	X02 (0.4)
27	60	+DC_IN	11/20	Compal	Reserve +PWR_SRC to +PWR_SRC_S Circuit by HW request	De-pop PQ3 PQ5 PR21 PC15 PR24 PR19 PR17 PC6 PC7	X02 (0.4)
28	60	+DC_IN	11/20	Compal	Change EMI solution by EMI request	Delete PL6 PD6 and add PJP4	X02 (0.4)
29	68	Charger for DSC	11/20	Dell	Add circuit for CPU freq to LFM mode when heavy loading plug out AC, because this function is built in module battery function controller IC - CD3302, droop module battery will not use CD3302 controller.	Pop PU704 (74AHC1G08GW) PC733 (0.1uF) PQ710 (DMN65D8LW-7) PR748 (100K)	X02 (0.4)
30	68	Charger for DSC	11/20	Compal	Use one dual N package part to replace two NPN Mosfet	Change PQ707 PQ708 from DMN65D8LW-7 to DMN66D0LDW-7 (PQ707A PQ707B)	X02 (0.4)
31	69	Selector	11/20	Dell	Reserve module battery circuit about trigger PROCHOT# when active battery is removed from system.	De-pop PU802 PC802 PU803 PC804 Pop PR888 (0 ohm)	X02 (0.4)
32	69	Selector	11/20	Dell	Reserve controller - CD3302 solution for droop module battery circuit	De-pop PU808 PR834 PR837 PR842 PR848 PR851 PR853 PR856 PC814 PR861 PR865 PR867 PR871 PR873 PR876 PR836 PR841 PR845 PR852 PQ910 PR880 PR878 PR879	X02 (0.4)
33	69	Selector	11/20	Dell	Reserve module battery charging and discharging path circuit	De-pop PQ808 PD803 PR800 PR803 PR805 PD804 PD805 PQ803 PD801 PQ804 PR809 PC800 PR806 PD802 PD809	X02 (0.4)
34	69	Selector	11/20	Dell	Change battery control signal for droop module battery function	De-pop PD812 PR889 PR891 Pop PR890 (0 ohm) PR892 (0 ohm)	X02 (0.4)
35	69	Selector	11/20	Compal	Change Main source for EOL issue.	Change PQ801 PQ814 PQ822 PQ823 from FDN338P_G to NTR4502PT1G	X02 (0.4)

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.		
Title		
PWR_PIR 2		
Size	Document Number	Rev
	LA-9411P	0.4
Date: Wednesday, April 10, 2013		
Sheet 76 of 77		

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.

www.vitalfix.vn

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
36	69	Selector	11/20	Compal	Use one dual diode package part to replace two discrete diode part	Change PD810 PD814 PD813 PD816 PD815 PD817 from SDMK0340L-7-F to BAT54CW (PD814 PD816 PD817)	X02 (0.4)
37	70	PROCESSOR DECOUPLING	11/20	Compal	Move GPU Core output MLCC cap to power side by HW request	Change CV172 CV174 CV175 CV183 location to PCV172 PCV174 PCV175 PCV183	X02 (0.4)
38	68	Charger for DSC	11/20	Compal	Change bootstrap resistor size	Change PR715 size from 0402 to 0603	X02 (0.4)
39	69	Selector	11/20	Compal	Use one package part to replace dual n package part	Change PQ802 from DMN66D0LDW-7 to DMN65D8LW-7	X02 (0.4)
40	65	VCORE_ISL95812 for QC	12/25	Compal	VCCIO_OUT 6KHz noise issue. Request by H.W.	Add PC548 (1uF)	X02 (0.4)
41	65	VCORE_ISL95812 for QC	12/25	INTERSIL	Fine tune Iout accuracy	Change PR535 from 511 Ohm to 470 Ohm. Change PR521 from 100kOhm to 100kOhm. Change PC500 from 0.01uF to 1000pF. Change PC539,PC540,PC544 from 0.22uF to 0.022uF. Change PR510,PR538,PR553 from 10kOhm to 100kOhm. Add PR558 (4.3M Ohm)	X02 (0.4)
42	68	Charger for DSC	12/25	TI	For Input current sense stabilize	Change PC703 from 0.1uF to 1uF	X02 (0.4)
43	68	Charger for DSC	12/25	TI	Change cell pin pull high reference voltage from +3.3V_ALW to BQ24715_REGN	Depop PR720 and pop PR746	X02 (0.4)
44	60	+DC_IN	12/25	Compal	GPIO net - AC_DIS# is high active. Corrent net name.	Change PQ6A pin.5 net name from AC_DIS# to AC_DIS.	X02 (0.4)
45	69	Selector	12/25	Compal	GPIO net - AC_DIS# is high active. Corrent net name.	Change PR828 pin1 net name from AC_DIS# to AC_DIS.	X02 (0.4)
46	68	Charger for DSC	1/7	Compal	Reserve input cap location for input voltage overshoot issue. This issue fix in PGI.3	Reserve PC734 PC735	X02 (0.4)
47	68	Charger for DSC	1/7	Compal	IAC peaks with VCORE EMI bead (PL504). reaches 8 A, triggers PROCHOT	Reserve PC736 PC737 PC738	X02 (0.4)
48	68	Charger for DSC	1/7	DELL	AC+ E5 Battery will not active H_PROCHOT funtion	Add PR749 and EC signal	X02 (0.4)
49	60	+DC_IN	2/6	Compal	Change PD2 material by ESD team request.	Change PD2 material and add PD4.	X02 (0.5)
50	69	Selector	2/6	Compal	To avoid +DOCK_PWR_BAR leakage voltage when system only with main battery	Add PD821 PQ820 PR896 PR897 PQ830 PC818 PU809	X02 (0.5)

DELL CONFIDENTIAL/PROPRIETARY

		
Compal Electronics, Inc.		
Title		
PWR_PIR 3		
Size	Document Number	Rev
	LA-9411P	0.4
Date: Wednesday, April 10, 2013		
Sheet 77 of 77		

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

www.vinafix.vn