


# Tiguan1.0\_AMD Comal DIS/UMA (15.6") Ultra/Slim

01



**PCB 6L STACK UP**

LAYER 1 : TOP  
 LAYER 2 : SGND  
 LAYER 3 : IN1(High)  
 LAYER 4 : IN2(Low)  
 LAYER 5 : SVCC  
 LAYER 6 : BOT

**Power Source**

**BQ24728**  
 System Charge Power (+BATCG)

**G5934RZ1U**  
 System Discharge Power  
 (+1.5V/+3V/+5V)  
 (+3VSUSV/+3VLAVCC/+1.1V)

**Richtek RT8223PZ**  
 System Power (+3VPCU/+5VPCU/  
 +3VS5/+5VS5)


**SL6277/RT8228AZ/AP3407A/ISL6208BCRZ**  
 Processor Power (+VCC\_CORE/  
 +1.2V/+2.5V/+VDDNB\_CORE)

**Richtek RT8207L**  
 System Memory Power (+1.5VSUS/  
 +0.75V\_DDR\_VTT)


**Richtek RT8228AZ**  
 PCH Power (+1.1VS5)

**RT8152E/G5193/G5193R41U/NB650**  
 DGPU Power (+VGA\_CORE/+1.0V\_VGA/+3V\_VGA/  
 +1.5V\_VGA/+1.8V\_VGA/+VDDCI)






**HDT+ Connector for Debug only**



**VID Override Circuit**





BOOT VOLTAGE			
SVC	SVD	VFIX_+VDD =VCC/GND	VFIX_+VDD =OPEN
0	0	1.1	1.1
0	1	1.0	1.2
1	0	0.9	1.0
1	1	0.8	0.8

**PROJECT : U56**  
Quanta Computer Inc.

**NB5**




Size Custom Document Number **Liano PCIE/UMI/GPP** Rev 1A

Date: Tuesday, August 07, 2012 Sheet 2 of 39



Soldermask openings for all bottom side vias/TPs under FS1

TRINITY-A8-SERIES\_BGA813



	<b>PROJECT : U56</b>	
	Quanta Computer Inc.	
	Size Custom	Document Number
Llano DDR3 MEM I/F		Rev 1A
Date: Tuesday, August 07, 2012		Sheet 3 of 39

Place caps with APU < 1 inch  
route PCIe as 85ohm +/- 10%

DP0 output to eDP to LVDS converter

Display port power 1.5V min 1.2v max : 1.65v






4/19 HDMI change to DP2 for Comal.

DP2 output to HDMI connector




note -HDMI P&N can not swap

Note: CLK\_APU\_HCLKP/N is 100MHZ SSC

Note: CLK\_DP\_NSSCP/N is 100MHZ non-SSC



Thermal










**PROJECT : U56**  
Quanta Computer Inc.

Size	Document Number	Rev
	Llano Display/Misc	1A
Date:	Tuesday, August 07, 2012	Sheet 4 of 39

APU POWER TABLE

PIN NAME	NET NAME	VOLTAGE
VDD	+VCC_CORE	+1.1V
VDDNB	+VDDNB_CORE	??
VDDIO	+1.5VSUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V










DECOUPLING between PROCESSOR and DIMMs Across VDDIO and VSS split

If the VSS plane is cut to create a VDDIO plane, ceramic capacitors are connected across the VDDIO and VSS plane split as follows

**PROJECT : U56**  
Quanta Computer Inc.


NB5

Size Custom	Document Number	Rev 1A
Llano POWER/GND		
Date: Wednesday, July 11, 2012	Sheet 5	of 39






SCL3 of a TSI-capable APU's thermal bus, Pulled up to APU\_VDDIO. Resistor value verified in the relevant APU design guide.



	<b>PROJECT : U56</b>		
	Quanta Computer Inc.		
Size Custom	Document Number	Rev 1A	
Hudson-M3 GPIO/USB/AZ/RGMII			
Date: Tuesday, August 07, 2012	Sheet	6 of 39	



	<b>PROJECT : U56</b>		Rev 1A
	Quanta Computer Inc.		
	Size Custom Document Number <b>Hudson-M3 ACP/PCI/CLOCK</b>	Date: Tuesday, August 07 2012 Sheet 7 of 39	



Vender	Size	P/N
AMIC	2M	AKE38ZN0801
WINBOND	2M	AKE38FP0N01
Socket		DFHS08F5023




GPIO52 internal pull Hi 8.2K to +3V  
 GPIO53 internal pull Hi 8.2K to +3V  
 GPIO54 internal pull Hi 8.2K to +3V  
 GPIO55 internal pull Hi 8.2K to +3V  
 GPIO57 internal pull Hi 8.2K to +3V  
 GPIO58 internal pull Hi 8.2K to +3V

Integrated Clock Mode:  
 Leave unconnected.


VIN (0 - 7)  
 Voltage Monitor Not Implemented  
 10-KΩ 5% pull-up to +3VS5  
 or 10-KΩ 5% pull-down

ID4	ID3	ID2	ID1	ID0	CONFIG	31- Level BOM	Item
0	0	0	0	0	UMA		1
0	0	0	1	0			2
0	0	1	0	0			3
0	0	1	1	0			4
0	1	0	1	0			5
0	1	1	1	0			6
1	0	0	1	0			7
1	0	1	1	0			8
0	0	0	0	1	SG / Muxless		9
0	0	1	0	1			10
1	0	0	1	1			11
1	0	1	1	1			12



TEMP (0 - 3)  
 Temp Monitor Not Implemented  
 10-KΩ 5% pull-up to +3VS5  
 or 10-KΩ 5% pull-down

SIDE_PORT_ID2	SIDE_PORT_ID1	SIDE_PORT_ID0	Manufacturer
0	0	0	Samsung
0	0	1	Hynix
0	1	0	NC
0	1	1	no support side port




**PROJECT : U56**  
 Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
Hudson-M3 SATA/HWM/SPI		
Date: Tuesday, August 07, 2012	Sheet 8	of 39




PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



STRAPS PINS

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.



REQUIRED STRAPS

	-----	PCI_CLK1	-----	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	CLK_RTC
PULL HIGH	-----	ALLOW PCIE Gen2 DEFAULT	-----	USE DEBUG STRAP	non Fusion CLOCK MODE	AMD internal EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM DEFAULT	S5 PLUS MODE ENABLED
PULL LOW	-----	FORCE PCIE Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM	S5 PLUS MODE DISABLED DEFAULT


DEBUG STRAPS

FCH has 15K Internal Pull Up for PCI\_AD[27:23]





	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

FCH\_PWRGD





	<b>PROJECT : U56</b>		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number <b>Hudson-M3 STRAP/PWRGD</b>	
Date: Tuesday, August 07, 2012		Sheet 10 of 39	




CMC



**SCA\_SCL pull high => EEPROM mode**  
**SCA\_SDA pull low => EEPROM Free mode**

**Address=0xA8**




**EE PROM R3054,R3056**  
**EC OPTION R3055,R3057**



	<b>PROJECT : U56</b>	
	Quanta Computer Inc.	
	Size Custom	Document Number <b>RTD2132S</b>
Date: Thursday, August 09, 2012   Sheet 11 of 39		




Place these Caps near So-Dimm0.







For EMI RESERVE







Reserved for AMD suggest



NB5	<b>PROJECT : U56</b> Quanta Computer Inc.		Rev 1A
	Size Custom	Document Number System Memory 1/2 (5.2H)	
	Date: Wednesday, August 08, 2012	Sheet 12of	39



	<b>PROJECT : U56</b> Quanta Computer Inc.		Rev 1A
	Size Custom	Document Number <b>System Memory 2/2 (9.2H)</b>	
		Sheet 13 of 39	













+1.0V\_VGA [15,17,34]  
+1.8V\_VGA [15,17,35]


**PROJECT : U56**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>Mars S3 PCIe Interface</b>	Rev 1A
Date: Tuesday, August 07, 2012		Sheet 14 of 39

GPIO0	GPIO12	GPIO16	GPIO20	GPIO15	Thames XT
PWR_CNTL4	PWR_CNTL3	PWR_CNTL2	PWR_CNTL1	PWR_CNTL0	V-CORE
0	0	0	0	0	1.0V
0	0	0	0	1	0.9V
0	0	0	1	0	0.875V
0	0	0	1	1	0.85V
0	0	1	0	0	0.8V
0	0	1	0	1	0.75V




Thermal Solution(Close to GPU)



Main:AL000781039 G781-1P8(SAH)  
2nd:AL001412005 EMC1412-2-ACZL-TR(SAH)

- MLPS Implementation**
- Connect GPIO\_28 to 10K pulldown to enable MLPS
  - If any of PS\_0/1/2/3 is not used, leave "no connect"
  - R<sub>pu</sub>, R<sub>pd</sub> and C must be properly populated per tables below
  - Place MLPS circuit components as close to the ASIC as possible
  - Total DC resistance of trace between P pin and C should be less than 2 ohms
  - Total DC resistance of trace between C and ground should be less than 2 ohms
  - Trace capacitance should be less than 100pF. Resistors should be of +/-1% tolerance

C (nF)	Bits(5,4)	R <sub>pu</sub> (Ohm)	R <sub>pd</sub> (Ohm)	Bits(3,2,1)
680	00	NC	4750	000
82	01	8450	2000	001
10	10	4530	2000	010
NC	11	6980	4900	011
		4530	4900	100
		3240	5620	101
		3400	10000	110
		4750	NC	111






Pin/Bt	Name	Description	Default	Legacy
PS_0[3:1]	romddfg[2:0]	Memory aperture size or ROM type select: If bios_rom_en = 0, romddfg[2:0] define memory aperture size If bios_rom_en = 1, romddfg[2:0] define ROM type	xxx	gpio_13, gpio_12, gpio_11
PS_0[4]	n/a	Reserved	1	genk_vsync
PS_1[1]	bf_gen3_en	PCIe Gen3 capability: 1=Gen3 supported, 0=Gen3 not supported	x	gpio_2
PS_1[2]	bf_clk_pm_en	PCIe CLK PM capability: 1 = CLKREQ# supported	x	gpio_8
PS_1[3]	n/a	Reserved		genk_clk
PS_1[4]	tx_pwr_enb	PCIe Tx power savings: 0=50% swing, 1=full swing	x	gpio_0
PS_1[5]	tx_deemph_en	PCIe Tx de-emphasis: 1=Tx de-emphasis enabled	x	gpio_1
PS_2[1]	n/a	Reserved		n/a
PS_2[2]	n/a	Reserved		n/a
PS_2[3]	bios_rom_en	Enable external BIOS ROM: 1=External ROM connected	x	gpio_22
PS_2[4]	vga_dis	VGA disable: 1=Disable this GPU as the system's VGA controller	0	gpio_9
PS_2[5]	n/a	Reserved		n/a
PS_3[1]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[2]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[3]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[5]	aud_port_cp[2]	3-bit field indicating number of audio-capable display outputs	xxx	n/a
PS_3[4]	aud_port_cp[1]			
PS_3[5]	aud_port_cp[0]			

PS_3[3:1]	Vendor	Type	Vendor P/N	R68	R76
000	Hynix - D (VGA)	128Mx16 *4, 900MHz	H5TQ1G63DFR-11C	NC	4.75K
001	Micron - G die	128Mx16 *4, 900MHz	MT41J64M167-107G:G	8.45K	2K
010	Samsung - G die	128Mx16 *4, 900MHz	IK4W1G16460-BC11	4.53K	2K

BITS => BI10

PS0	=>	11001
PS1	=>	01000
PS2	=>	00000
PS3	=>	11000






**CONFIGURATION STRAPS-- SEE EACH DATABOOK FOR STRAP DETAILS**  
**ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET**

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRs_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	0
RSVD	GPIO2	RESERVED	X
RSVD	GPIO8	RESERVED	0
BIF_VGA DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS (Removed on Seymour/Whistler)	0
RSVD	H2SYNC	RESERVED	0
AUD[1]	HSYNC	SEE DATABOOK FOR DETAIL	0
AUD[0]	VSNC	SEE DATABOOK FOR DETAIL	0
RSVD	GENERICC	RESERVED	0

**NOTE1: AMD RESERVED CONFIGURATION STRAPS**  
**ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET.**

GPIO21	H2SYNC	GENERICC	GPIO8	GPIO2
--------	--------	----------	-------	-------


**Power Up/Down Sequence**



**Memory Aperture size**

GPIO9	GPIO13	GPIO12	GPIO11
BIOSROM	ROMIDCFG2	ROMIDCFG1	ROMIDCFG0
0	128M	0	0
0	256M	0	1
0	64M	0	0
0	32M	0	1
0	512M	1	0
0	1G	1	1
0	2G	1	0
0	4G	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS\_ROM\_EN is set to 0.




Mars : stuff Ra=> disable MLPS  
stuff Rb=> enable MLPS

**PROJECT : U56**  
**Quanta Computer Inc.**

NB5

Size Custom Document Number Mars S3 GND / LVDS/ Straps Rev 1A  
 Date: Tuesday, August 07, 2012 Sheet 16 of 39








For Seymour, PCIE\_VDD is PCIE\_VDDR

+VGA\_CORE - R462 ~0.8 - +VDDCI

R21 and U21 must always be connected to PCIE\_VDDC for Mars

	<b>PROJECT : U56</b> Quanta Computer Inc.	
	Document Number <b>Mars S3 Power_and_NC</b>	Rev 1A
Date: Tuesday, August 07, 2012	Sheet 17 of 39	


MEMORY INTERFACE



**PROJECT : U56**  
Quanta Computer Inc.


Size Custom Document Number Mars S3 MEM\_Interface Rev 1A  
Date: Tuesday, August 07, 2012 Sheet 18 of 39

512M/1G DDR3



**PROJECT : U56**  
**Quanta Computer Inc.**

Size Custom Document Number Mars S3 VRAM(DDR3 BG96) Rev 1A  
 Date: Tuesday, August 07, 2012 Sheet 19 of 39




**Close to CODEC**  
**Internal Speaker**  
 Speaker 4 ohm: 40mils

**check value**  
**check layout mount location**

**Close to CODEC**






		<b>PROJECT : U56</b> Quanta Computer Inc.	
Size	Document Number	Audio Codec (IDT_HDA Azalia 92HD99)	Rev 1A
Custom	Date:	Thursday, August 09, 2012	Sheet 20 of 39

For EMI 0 ~ 22 ohm






Green Clk [24] LAN\_XTAL25\_IN R315 510F\_4 XTAL2

Change to 0603 size for EMI request






if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs (excluding PCI\_E\_WAKE# pin) CMC





NB5	<b>PROJECT : U56</b> Quanta Computer Inc.	
	Size Custom	Document Number LAN RTL8105/RJ45
Date: Thursday, August 09, 2012	Sheet 21 of 39	Rev 1A

# CARD READER

SD / MMC




- Note:
1. R5194, R5196, R5197, R5198, R5199, R5200 close to U37 pin
  2. C5265, C5202 close to U37 pin7
  3. C1021, C1022 close to U37 pin11
  4. C1089, C1090 close to U37 pin9
  5. C1019 close to U37 pin15
  6. C1026, C1027 close to CN27 pin11
  7. C1025 close to CN27 pin4




NB5	<b>PROJECT : U56</b> Quanta Computer Inc.		Rev 1A
	Size Custom	Document Number Card Reader control (RTS5229-GR)	


# KEYBOARD Con.







## KEYBOARD PULL-UP




MY5	C160	220P/50V_4
MY6	C117	220P/50V_4
MY3	C110	220P/50V_4
MY7	C124	220P/50V_4
MY8	C114	220P/50V_4
MY9	C180	220P/50V_4
MY10	C73	220P/50V_4
MY11	C79	220P/50V_4
MY1	C128	220P/50V_4
MY2	C127	220P/50V_4
MY4	C125	220P/50V_4
MY0	C170	220P/50V_4
MX4	C174	220P/50V_4
MX6	C181	220P/50V_4
MX3	C164	220P/50V_4
MX2	C165	220P/50V_4
MX7	C182	220P/50V_4
MX0	C142	220P/50V_4
MX5	C172	220P/50V_4
MX1	C188	220P/50V_4
MY12	C100	220P/50V_4
MY13	C95	220P/50V_4
MY14	C90	220P/50V_4
MY15	C71	220P/50V_4
MY16	C65	220P/50V_4
MY17	C55	220P/50V_4



## USB 2.0/3.0 Combo





## Accelerometer Sensor




NB5	<b>PROJECT : U56</b>		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number	USB 3.0/KB/Green CLK	1A
Date: Thursday, August 09, 2012	Sheet	23of 39	

### Mini Card WLAN/BT(Optional)




### Local Thermal Sensor



#### DDR Thermal Sensor



### Green CLK Circuitry



### Touch screen




NB5	<b>PROJECT : U56</b> Quanta Computer Inc.		Rev 1A
	Size Custom	Document Number MINI-PCIE/LED	
Date: Thursday, August 09, 2012		Sheet 24of	39




### Power Button Connector


Pin1 : +3VPCU(LIDSWITCH PWR)  
 Pin2 : POWER LED  
 Pin3 : LIDSWITCH  
 Pin4 : GND  
 Pin5 : GND  
 Pin6 : POWERON#



### CPU FAN





### LED Status




### SATA HDD Connector(Cable type)




#### Bypass CAP close conn



### Mini PCI-E Card 2- Full size mSATA



### +VIN Cap



**PROJECT : U56**  
**Quanta Computer Inc.**

Size Custom	Document Number	Rev 1A
	<b>SATA HDD/ODD/MSATA CONN</b>	
Date: Thursday, August 09, 2012	Sheet 25 of 39	

[2,4,6,8,9,10,11,12,13,14,20,21,22,23,24,25,27,33,34,35,38] +3VPCU [4,7,23,24,25,27,28,29]

ITE pin 100 , 104 , 106 default can not pull up to +3VPCU it will cause chip into test mode






Table with 3 columns: Vender, Size, P/N. Rows include AMIC 4M AKE39F-0800, EON 4M AKE39Z9N0Q02, and Socket DFHS08FS023.


















Table for Adapter select with columns: Platform model, GPIO42, adapter. Rows: SG/DIS (High, 90W), UMA (Low, 65W).


PROJECT : U56 Quanta Computer Inc. NB5 logo and document information including Date: Thursday, August 09, 2012, Sheet 26 of 39.



**PROJECT : U56**  
**Quanta Computer Inc.**


NB5	Size Custom	Document Number	Rev 1A
		LCD Connector (LVDS)	
Date: Thursday, August 09, 2012		Sheet 27 of 39	



		<b>PROJECT : U56</b> Quanta Computer Inc.	
Date: Thursday, August 09, 2012		Sheet: 28	of: 39


**+5V +/- 5%**  
**Countinue current:4A**  
**Peak current:6A**  
**OCP minimum:7.5A**

**+3.3 Volt +/- 5%**  
**Countinue current:4A**  
**Peak current:6A**  
**OCP minimum:7.5A**





Current Limit setting  
 $VILIMx = (RILIMx \times 10\mu A) / 10 = IILIMx \times RDS(ON)$   
 $RILIMx = (IILIMx \times RDS(ON)) \times 10 / 10\mu A$



TONSEL= VREG5  
 Vout1=400kHz/Vout2=500kHz





	<b>PROJECT : U56</b> Quanta Computer Inc.	
	Size Custom	Document Number <b>3/5V55 (RT8223P)</b>
Date: Tuesday, August 07, 2012   Sheet 29 of 39		



	<b>PROJECT : U56</b>	
	Quanta Computer Inc.	
	Size Custom	Document Number <b>+1.2V (RT8228)</b>
Date: Tuesday, August 07, 2012   Sheet 30 of 39		






	<b>PROJECT : U56</b> Quanta Computer Inc.		
	Size Custom	Document Number <b>DDR3 (RT8207)</b>	Rev 1A
	Date: Tuesday, August 07, 2012		Sheet 32 of 39



# VGA Core



**+VGA +/- 5%**  
**Countinue current:18A**  
**Peak current:22A**  
**OCP minimum 25A**


**GPIO10 GPIO12 GPIO16 GPIO20 GPIO15 Mars XT**

PWRCNTL5	PWRCNTL4	PWRCNTL3	PWRCNTL2	PWRCNTL1	V-CORE
0	1	1	1	1	1.125V
1	0	0	0	0	1.100V
1	0	0	0	1	1.075V
1	0	0	1	0	1.050V
1	0	0	1	1	1.025V
1	0	1	0	0	1.000V
1	0	1	0	1	0.975V
1	0	1	1	0	0.950V
1	0	1	1	1	0.925V
1	1	0	0	0	0.900V
1	1	0	0	1	0.875V
1	1	0	1	0	0.850V
1	1	0	1	1	0.825V
1	1	1	0	0	0.800V

Default

**PROJECT : U56**  
**Quanta Computer Inc.**

Size Custom	Document Number +VGCORE NCP3218G)	Rev 1A
Date: Tuesday, August 07, 2012   Sheet 33 of 39		





**+1.0V +/- 5%**  
**Continue current:2A**  
**Peak current:3A**  
**OCV minimum 4.5A**



- +3V [2,4,6,8,9,10,11,12,13,14,20,21,22,23,24,25,26,27,33,35,38]
- +VIN [25,27,28,29,30,31,32,33,35,37,38]
- +3V55 [6,8,9,10,22,23,24,26,29,31,33,38]
- +5V55 [20,22,23,29,30,31,32,33,35,36,37,38]
- +3V\_VGA [17]
- +12VALW [28,38]
- +1.5V\_VGA [2,3,4,5,12,13,32,38]
- +1.5V\_VGA [17,18,19]
- +1.8V\_VGA [14,15,17,35]
- +3V\_DELAY [15,16,17]
- +VGA\_CORE [17,33]

R1 Value	P/N	1.0V_VGA
2.15K	CS22152FB07	1.0V
1.54K	CS21542FB00	0.95V

$V0 = 0.827 * (R1 + R2) / R2$



	<b>PROJECT : U56</b>		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number +VGA POWER		
Date: Tuesday, August 07, 2012		Sheet 34	of 39






VDDCI_GPIO1	VDDCI_GPIO0	+VDDCI
X	0	1.0V
X	1	0.9V
X	X	X
X	X	X






**PROJECT : U56**  
**Quanta Computer Inc.**

Size Custom	Document Number +1.8V_VGA (G5193)	Rev 1A
Date: Tuesday, August 07, 2012		Sheet 35 of 39




	<b>PROJECT : U56</b>		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number <b>ISL6277</b>	
Date: Tuesday, August 07 2012			Sheet 36 of 39





- [2,4,6,8,9,10,11,12,13,14,20,21,22,23,24,25,26,27,33,34,35] +3V
- [20,22,23,29,30,31,32,33,35,36,37] +5V
- [25,27,28,29,30,31,32,33,34,35,37] +VIN
- [6,8,9,10,22,23,24,26,29,31,33,34] +3VS5
- [20,22,23,29,30,31,32,33,35,36,37] +5VS5
- [28,34] +12VALW
- [21,24] +3VLAVCC
- [12,13,32] +0.75V\_DDR\_VTT

	<b>PROJECT : U56</b>	
	Quanta Computer Inc.	
Size Custom	Document Number	Rev 1A
Dis-charge IC (SLG55448V)		
Date: Tuesday, August 07, 2012		Sheet 38 of 39

 NB5	Size C	Document Number History	Rev 1A
	Date: Tuesday, July 10, 2012		Sheet 39 of 39