


B34Y Chief River Platform(TACOMA FALL2) Rev 1.2

BLOCK DIAGRAM

- 01. Block Diagram
- 02. System Setting
- 03. CPU(1)_DMI, DP, PEG, FDI
- 04. CPU(2)_CLK, MSIC, JTAG
- 05. CPU(3)_DDR3
- 06. CPU(4)_PROCSSOE POWER
- 07. CPU(5)_GRAPHIC POWER
- 08. CPU(6)_GND
- 09. CPU(7)_RESERVED
- 10. CPU_PCH_XDP
- 11. CPU DECOUPLING
- 16. DDR3(1)_SO-DIMMO
- 18. DDR3(3)_CA/DQ Voltage
- 20. PCH(1)_SATA, IHDA, RTC, LPC
- 21. PCH(2)_PCIE, CLK, SMB, PEG
- 22. PCH(3)_FDI, DMI, SYS PWR
- 23. PCH(4)_DP, LVDS, CRT
- 24. PCH(5)_PCI, NVRAM, USB
- 25. PCH(6)_CPU, GPIO, MISC
- 26. PCH(7)_POWER, GND
- 27. PCH(8)_POWER, GND
- 28. PCH(9)_SPI, SMB
- 29. CLK_IC9LS3197
- 30. EC_NPCE795(1)
- 31. EC_NPCE795(2) KB,TP
- 32. RST_Reset Circuit
- 33. LAN_RTL8111E
- 34. LAN_RJ45
- 38. AUD(1)_ALC269
- 40. CB(1)_RTS5138
- 44. BUG_Debug
- 45. CRT(1)_LVDS
- 46. CRT(1)_CRT
- 48. TV(1)_HDMI
- 50. FAN_Fan
- 51. mSATA, HDD, ODD
- 52. USB30 Port
- 53. MINICARD_WLAN
- 55. Camera
- 56. LED_Indicator
- 57. DSG_Discharge
- 60. DC_DC/BAT CONN
- 65. ME_CONN,Skew Hole
- 69. G-SENSOR*****
- 80_POWER_VCORE&VGFX
- 81_POWER_SYSTEM
- 82_POWER_VCCP
- 83_POWER_DDR & VTT
- 84_POWER_+1.8VS
- 85_POWER_0.85VS
- 87_POWER_+VGA_CORE (DSC)
- 88_POWER_CHARGER (ISL88731)
- 90_POWER_DETECT
- 91_POWER_LOAD SWITCH
- 92_POWER_PROTECT
- 93_POWER_SIGNAL
- 94_POWER_FLOWCHART
- 95. POWER_HISTORY
- 97. SYSTEM_HISTORY
- 98. Power On Sequence
- 99. Power On Timing



**PCH_CPT
GPIO**

PCH_CPT GPIO	Use As	Signal Name	Internal & External Pull-up/down	Power
GPIO 00				
GPIO 01				
GPIO [2:5]				
GPIO 06				
GPIO 07				
GPIO 08				
GPIO 09				
GPIO 10				
GPIO 11				
GPIO 12				
GPIO 13				
GPIO 14				
GPIO 15				
GPIO 16				
GPIO 17				
GPIO 18				
GPIO 19				
GPIO 20				
GPIO 21				
GPIO 22				
GPIO 23				
GPIO 24				
GPIO 25				
GPIO 26				
GPIO 27				
GPIO 28				
GPIO 29				
GPIO 30				
GPIO 31				
GPIO 32				
GPIO 33				
GPIO 34				
GPIO 35				
GPIO 36				
GPIO 37				
GPIO 38				
GPIO 39				
GPIO 40				
GPIO 41				
GPIO 42				
GPIO 43				
GPIO 44				
GPIO 45				
GPIO 46				
GPIO 47				
GPIO 48				
GPIO 49				
GPIO 50				
GPIO 51				
GPIO 52				
GPIO 53				
GPIO 54				
GPIO 55				
GPIO 56				
GPIO 57				
GPIO 58				
GPIO 59				
GPIO 60				
GPIO 61				
GPIO 62				
GPIO 63				
GPIO 64				
GPIO 65				
GPIO 66				
GPIO 67				
GPIO 72				
GPIO 73				
GPIO 74				
GPIO 75				

**EC
NPCE795L**

EC GPIO	Use As	Signal Name
GPA0		
GPA1		
GPA2		
GPA3		
GPA4		
GPA5		
GPA6		
GPA7		
GPB0		
GPB1		
GPB2		
GPB3		
GPB4		
GPB5		
GPB6		
GPB7		
GPC0		
GPC1		
GPC2		
GPC3		
GPC4		
GPC5		
GPC6		
GPC7		
GPD0		
GPD1		
GPD2		
GPD3		
GPD4		
GPD5		
GPD6		
GPD7		
GPE0		
GPE1		
GPE2		
GPE3		
GPE4		
GPE5		
GPE6		
GPE7		
GPF0		
GPF1		
GPF2		
GPF3		
GPF4		
GPF5		
GPF6		
GPF7		
GPG0		
GPG1		
GPG2		
GPG6		
GPH0		
GPH1		
GPH2		
GPH3		
GPH4		
GPH5		
GPH6		
GPI0		
GPI1		
GPI2		
GPI3		
GPI4		
GPI5		
GPI6		
GPI7		
GPJ0		
GPJ1		
GPJ2		
GPJ3		
GPJ4		
GPJ5		

SM_BUS ADDRESS :


SM-Bus Device	SM-Bus Address
SO-DIMM 0	1010000x (A0h)
SO-DIMM 1	1010001x (A4h)


PCIE 1	N/A
PCIE 2	Minicard WLAN
PCIE 3	N/A
PCIE 4	USB3.0
PCIE 5	N/A
PCIE 6	GLAN
PCIE 7	N/A
PCIE 8	N/A

USB 0	USB Port (1)
USB 1	USB Port (2)
USB 2	USB 3.0 Port (3)
USB 3	USB Port (4)
USB 4	N/A
USB 5	N/A
USB 6	N/A
USB 7	N/A
USB 8	CMOS Camera
USB 9	WLAN
USB 10	Card Reader
USB 11	N/A
USB 12	N/A
USB 13	N/A


SATA0	SATA HDD
SATA1	N/A
SATA2	SATA ODD
SATA3	N/A
SATA4	N/A
SATA5	N/A

PEGATRON Title : **System Setting**
 BG1-HW RD Dw:2-NB RD Dept.5 Engineer: **Trunks Chen**
 Size C Project Name **B34** Rev 1.0
 Date: **Wednesday, February 01, 2012** Sheet **2** of **59**







R1.0 0119
 Sandy Bridge:R0417 = 750 ohm (10V220000093)
 Ivy Bridge:R0417 = 680 ohm (10V240000041)




+1.5VS_VCCDDQ	+1.5VS_VCCDDQ	7
+3VS	+3VS	16,17,20,21,22,23,24,25,26,27,28,30,31,32,33,38,44,45,46,48,50,51,53,56,57,62,66,80,85,91,92
+3VSUS	+3VSUS	22,24,27,28,30,33,53,56,81,92
+VCCP	+VCCP	3,6,7,26,27,30,32,82
+3V	+3V	24,40,53,55,57,62,91





Different from EVEREST


- If don't support S3 power reduction
1. Unmount U0404, D0404, C0413, C0420, R0450, R0452, R0453, R0460
 2. Change R0449 to 200ohm from 1kohm, change R0409 to 130ohm from 0ohm - Design Guide 1.0 page 106
 3. Unmount Q0501, C0501, R0506, R0504, R0507
 4. Mount R0501, change r0508 to 0ohm from 1kohm
 5. Unmount Q0701, R0703, R0705, Q0702
 6. Mount R0702 and short JP0701
 7. Unmount R2232, R2231, Q2203



R1.0 0224
 Intel Comments




RI.0 S3 circuit: DRAM_RST# to memory should be high during S3



+VCCP 3,4,7,26,27,30,32,82
 +VCCORE 9,11,80

Vcc for processor core
 Voltage range: 0.3 - 1.52V

Voltage for the memory controller and shared cache defined at the motherboard VCCIO_SENSE and VSS_SENSE_VCCIO




Chief River
 Decoupling guide from Intel (EE)
 +VCCP 1uF * 18pcs
 10uF * 10pcs
 220uF * 1pcs

VCCIO_SEL	VCCSA
H	1.05V
L	1.00V


Decoupling guide from Intel PDDG R0.8
 +VGFX_CORE
 1uF * 11pcs
 10uF * 6pcs
 22uF * 6pcs

Graphics core voltage
 Voltage range: 0 - 1.52V




- U0301G
- AA46 VAXG21
 - AB47 VAXG20
 - AB50 VAXG19
 - AB51 VAXG18
 - AB52 VAXG17
 - AB53 VAXG16
 - AB54 VAXG15
 - AB55 VAXG14
 - AB56 VAXG13
 - AB59 VAXG12
 - AD17 VAXG11
 - AD48 VAXG10
 - AD50 VAXG9
 - AD51 VAXG8
 - AD52 VAXG7
 - AD53 VAXG6
 - AD55 VAXG5
 - AD56 VAXG4
 - AD58 VAXG3
 - AE46 VAXG2
 - AE47 VAXG1
 - N45 VAXG0
 - P47 VAXG55
 - P48 VAXG54
 - P50 VAXG53
 - P51 VAXG52
 - P52 VAXG51
 - P53 VAXG50
 - P55 VAXG49
 - P56 VAXG48
 - P61 VAXG47
 - T48 VAXG46
 - Y58 VAXG45
 - Y59 VAXG44
 - T59 VAXG43
 - U45 VAXG42
 - V47 VAXG41
 - V48 VAXG40
 - V50 VAXG39
 - V51 VAXG38
 - V52 VAXG37
 - V53 VAXG36
 - V55 VAXG35
 - V56 VAXG34
 - V58 VAXG33
 - V59 VAXG32
 - W50 VAXG31
 - W51 VAXG30
 - W52 VAXG29
 - W53 VAXG28
 - W55 VAXG27
 - W56 VAXG26
 - W61 VAXG25
 - Y48 VAXG24
 - Y49 VAXG23
 - Y91 VAXG22

DDR3 Reference Voltage




- +VCCP 3,4,6,26,27,30,32,82
- +DDR3 5,16,17,18,57,83
- +VCCSA 85
- +1.8VS 25,26,80,84
- +VGFX_CORE 9,80
- +1.5VS 26,53,57,91
- +V_SM_VREF 18,83

Processor I/O supply voltage for DDR3 (DC + AC specification)





Chief River
 Decoupling guide from Intel (EE)
 +1.5VS_VCCDDQ
 1uF * 10pcs
 10uF * 8pcs
 330uF * 1pcs

PLL supply voltage
 (DC + AC specification)




Decoupling guide for A14 (EE)
 +VCCSA
 1uF * 5pcs
 10uF * 5pcs

Filtered (BGA Only)





R1.0 0209
 Intel Comments



	+VCCSA_SEL0	+VCCSA_SEL1	VCCSA
L	L	L	0.9V
L	H	H	0.85V
H	L	L	0.725V
H	H	H	0.675V

Chief River



CFG strapping information:

CFG[2]: PCIE Static Numbering Lane Reversal- CFG[2] is for the 16x

- 1: (Default) Normal Operation, Lane # definition matches socket pin map definition
- 0: Lane Numbers Reversed

CFG[4]: Embedded DisplayPort Detection



- 1: (Default) Disabled ; No Physical Display Port attached to Embedded DisplayPort
- 0: Enabled ; An external Display Port device is connected to the Embedded Display Port

CFG[6:5]: PCI Express Port Bifurcation Straps


- 11 : (Default) x 1 6
- 10 : x 8 , x 8
- 01 : Reserved
- 00 : x 8 , x 4 , x 4

CFG[7]: PEG DEFER TRAINING

- 1: (Default) PEG Train immediately following xxRESETB de assertion
- 0: PEG Wait for BIOS training




PROCESSOR DRIVEN Vref PATH WAS STUFFED BY DEFAULT:



For iFDIM testing
R0912~ R0917 close to pin < 1 inch

R1.1 0512








PEGATRON Title : CPU(7)_RSVD

BG1-HW RD Div.2-NB RD Dept.5 Engineer: *Trunks Chen*

Size	Project Name	Rev
Custom	B34	1.0

Date: Wednesday, February 01, 2012 Sheet 9 of 59

+VTT_PCH_ORG  +VTT_PCH_ORG 22,26,27
 +3VSUS  +3VSUS 22,24,27,28,30,33,53,56,81,92
 +VCCP  +VCCP 3,4,6,7,26,27,30,32,82
 +3VS  +3VS 16,17,20,21,22,23,24,25,26,27,28,30,31,32,33,38,44,45,46,48,50,51,53,56,57,62,66,80,85,91,92



remove XDP connector

CPU XDP connector

Check Connector


PCH XDP connector

PEGATRON		Title : CPU_PCH_XDP	
BG1-HW RD Div.2-NB RD Dept.5		Engineer: <i>Trunks Chen</i>	
Size B	Project Name B34	Rev 1.0	
Date: <i>Wednesday, February 01, 2012</i>		Sheet 10 of 59	



Chief River

Decoupling guide from Intel PDDG R0.8




+VCORE 2.2uF * 16 pcs
22uF * 12 pcs




PEGATRON		Title : CPU DECOUPLING	
BG1-HW RD Div.2-NB RD Dept.5		Engineer: Trunks Chen	
Size	Project Name		Rev
B	B34		1.0
Date: Wednesday, February 01, 2012		Sheet	11 of 59



Layout Note: Place these caps near SO DIMM 0



PLACE CLOSE TO SODIMM





SMBus Slave Address: A0H

DM should connect to GND directly
Design Guide 0.9 p86 (436735)

MAX: 2.68A
TDC: 2.68A

Layout Note: Place these caps near SO DIMM 0



MAX: 0.75A
TDC: 0.75A









12V02GBRM000
M:1202-00EE000
S:1202-00KB000

PEGATRON Title: **DDR3(1)_SO-DIMMO**
 BG1-HW RD Div.2-NB RD Dept.5 Engineer: **Trunks Chen**

Size	Project Name	Rev
Custom	B34	1.0

Date: Wednesday, February 01, 2012 Sheet 16 of 59

- +DDR3 +DDR3 5,7,16,18,57,83
- +0.75VS +0.75VS 16,57,83
- +3VS +3VS 16,20,21,22,23,24,25,26,27,28,30,31,32,33,38,44,45,46,48,50,51,53,56,57,62,66,80,85,91,92
- +V_VREF_CA_DIMM1 +V_VREF_CA_DIMM1 16,18
- +V_VREF_DQ_DIMM1 +V_VREF_DQ_DIMM1 18






12V02GWSM000 M:1202-00FG000 S:1202-00K8000 H:5.2mm


DDR3_DIMM_204P 12V02GWSM000

PEGATRON Title : DDR3(2)_SO-DIMM1
 BG1VHW1 Engineer: Trunks Chen
 Size Project Name Rev
 Custom B34 2.1
 Date: Wednesday, February 01, 2012 Sheet 17 of 98

DDR3 Vref



For DDR3_VREF command & address.




M3: Processor Generated SO-DIMM VREFDQ – New Requirement

If support M3 :
 1. Mount R1802,R1803,R1805,R1806,R1810,R1811,C1802
 2. Un mount R1801,R1804

PEGATRON		Title :DDR3(3)_CA/DQ Voltage	
BG1-HW RD Div.2-NB RD Dept.5		Engineer: <i>Trunks Chen</i>	
Size B	Project Name B34	Rev 1.0	
Date: Wednesday, February 01, 2012		Sheet	18 of 59



RTC battery



12V20GBSM000
M:1220-0010000

Request by CSC for CMOS clear function







CMOS Settings	JRST2001
Clear CMOS	Shunt
Keep CMOS	Open (Default)



INTVRMEN: Integrated SUS 1.05V VRM Enables
Low: Enable External VRs
High: Enable Internal VRs

PCH_INTVRMEN R2030 1 1% 2 330KOhm
PN change to 10V220000058

TPM Settings	JRST2002
Clear ME RTC Registers	Shunt
Keep ME RTC Registers	Open (Default)




PEGATRON Title: PCH(1)_SATA_IHDA_RTC_LPC

BG1-HW RD Dw.2-NB RD Dept.5 Engineer: Trunks Chen




Size	Project Name	Rev
C	B34	1.0

Date: Wednesday, February 01, 2012 Sheet 20 of 59


+3VS +3VS 16,17,20,22,23,24,25,26,27,28,30,31,32,33,38,44,45,46,48,50,51,53,55,57,62,66,80,85,91,92
 +VTT_PCH_ORG +VTT_PCH_ORG 22,26,27
 +3VSUS_ORG +3VSUS_ORG 20,22,24,25,27




PCIE 1	
PCIE 2	Mini CARD (WLAN)
PCIE 3	LAN
PCIE 4	
PCIE 5	
PCIE 6	







25-MHz is required in:
 1. FCIM
 2. BTM for PCH Display Clock generation in Integrated Graphics platforms




Connected to device.
 Default : Clock-free run, (PD 10K).
 Reserver 10K PU for power saving purpose.







DSWODVREN - On Die DSW VR Enable
 HIGH - Enabled(DEFAULT); LOW - Disabled

PM_RSMRST# has pull down 10k ohm in EC


+3VS  +3VS 16,17,20,21,22,24,25,26,27,28,30,31,32,33,38,44,45,46,48,50,51,53,56,57,62,66,80,85,91,92



R1.1



Close to CPU




CRT Disable: (For discrete graphic)

1. NC:
CRT_RED, CRT_GREEN, CRT_BLUE
CRT_HSYCN, CRT_VSYNC
2. 1-kΩ ±0.5% pull-down to GND:
DAC_IREF
3. Connected to GND:
CRT_ITRN
4. Connect to +V3.3:
VCCADAC

DisPlay Port Disable: (For UMA)

1. NC:
ALL















PEGATRON Title :PCH(4)_DP,LVDS,CRT

BG1-HW RD Div.2-NB RD Dept.5 Engineer: *Trunks Chen*


Size	Project Name	Rev
Custom	B34	1.0

Date: Wednesday, February 01, 2012 Sheet 23 of 59















ID0	ID1	PCB Rev.	PROJECT_ID0	PROJECT_ID1	Model
0	0	R1.1 (SR)	0	0	B14 (UMA)
0	0	R1.2 (ER)	0	1	B34 (UMA / N13P-GL)
1	1	R2.0	1	0	B74 (UMA / N13P-GS)
1	1	R2.1	1	1	X




RCIN# has pull high at EC side






+VTT_PCH_VCCIO	+VTT_PCH_VCCIO	20,27
+VTT_PCH_ORG	+VTT_PCH_ORG	22,27
+WCCP	+WCCP	3,4,6,7,27,30,32,82
+1.8VS	+1.8VS	7,25,80,84
+1.5VS	+1.5VS	53,57,91
+3VS	+3VS	16,17,20,21,22,23,24,25,27,28,30,31,32,33,38,44,45,46,48,50,51,53,56,57,62,66,80,85,91,92
+1.05VS	+1.05VS	27,82,85
+3VS_VCC3_3	+3VS_VCC3_3	27
+3VM_SPI	+3VM_SPI	28
+WCCAFDI_VRM	+WCCAFDI_VRM	27



+1.05VS	+1.05VS	26,82,85
+3VS	+3VS	16,17,20,21,22,23,24,25,26,28,30,31,32,33,38,44,45,46,48,50,51,53,56,57,62,66,80,85,91,92
+VTT_PCH_ORG	+VTT_PCH_ORG	22,26
+VCCP	+VCCP	3,4,6,7,26,30,32,82
+VTT_PCH_VCCIO	+VTT_PCH_VCCIO	20,26
+3VSUS_O	+3VSUS_O	22,24,26,30,33,53,56,81,92
+VCC_RTC	+VCC_RTC	20,22
+5VSUS_O	+5VSUS_O	52,81,91
+5VS	+5VS	30,31,38,46,48,50,51,53,56,57,80,91
+3VSUS_ORG	+3VSUS_ORG	20,21,22,24,25
+3VA	+3VA	6,20,30,56,57,81,88,93
+VCCAFDI_VRM	+VCCAFDI_VRM	26
+3VS_VCC3_3	+3VS_VCC3_3	26
+1.05VM_ORG	+1.05VM_ORG	
+VCCDIFFCLKN	+VCCDIFFCLKN	21


PCH SPI ROM







SPI Debug Connector




PCH SMBus






Touch Pad for inter touch & clear pad




12V17GISM014

M:1218-00C7000
S:1218-00W8000




12V09SBSM003

M:1209-00EQ000
S:1209-00EX000



EMI request


Touch Pad for inter touch & non-clear pad



12V18GWSM059


M:1218-006X000
S:1218-01JN000

Keyboard



12V18GWSM022


M:1218-0006000
S:1218-00RS000




12V18GWSM022

M:1218-0006000
S:1218-00RS000

Thermal Policy





+3VS 16,17,20,21,22,23,24,25,26,27,28,30,31,32,38,44,45,46,48,50,51,53,56,57,62,66,80,85,91,92
 +3VSUS 22,24,27,28,30,53,56,81,92

34 L_TRDP0 MDIP0
 34 L_TRDN0 MDIN0
 34 L_TRDP1 MDIP1
 34 L_TRDN1 MDIN1
 34 L_TRDP2 MDIP2
 34 L_TRDN2 MDIN2
 34 L_TRDP3 MDIP3
 34 L_TRDN3 MDIN3

+3VS 2 LAN_GPO 38
 DVDD33 1 R3308 1KOhm 33
 DVDD33 1 R3301 10KOhm 16
 10K ohm close to Host side

21 CLK_REQ3_LAN#

GND 1 R3315 10KOhm 14
 SMBCLK
 SMBDATA

For no external EEPROM strapping (Using EFuse only)

GND 1 R3313 10KOhm 30
 EES3/SCL LED0
 EESK/LED1
 EED/SDA LED3/EEDO
 R3314 10KOhm 31

For no external EEPROM strapping (Using EFuse only)

24 GND1
 49 GND2

U3301A
 AVDD33_1 12 DVDD33
 AVDD33_2 42
 AVDD33_3 47
 AVDD33_4 48
 DVDD33_1 27 DVDD33
 DVDD33_2 39

VDDREG1 34 VDD33_REG
 VDDREG2 35

REGOUT 36 REGOUT10

AVDD10_1 3 VDD10
 AVDD10_2 6
 AVDD10_3 9
 AVDD10_4 45 VDD10
 DVDD10_1 13
 DVDD10_2 29
 DVDD10_3 41

EVDD10 21 EVDD10

HSON 23 PCIE_RXN3_LAN_C C3301 1 2 0.1UF/16V PCIE_RXN3_LAN 21
 HSOP 22 PCIE_RXP3_LAN_C C3302 1 2 0.1UF/16V PCIE_RXP3_LAN 21
 HSIN 18 PCIE_TXN3_LAN PCIE_TXN3_LAN 21
 HSIP 17 PCIE_TXP3_LAN PCIE_TXP3_LAN 21

REFCLK_P 19 CLK_PCIE_LAN
 REFCLK_N 20 CLK_PCIE_LAN# 21

ISOLATE 26 ISOLATE R3303 2 10KOhm DVDD33
 LANWAKEB 28 PCIE_WAKE# 22,53

PERSTB 25 BUF_PLT_RST# 4,24,30,32,53,62,70

CKXTAL1 43 XTAL1
 CKXTAL2 44 XTAL2



RSET 46 R3302 2.49KOhm GND
 R3302 close to pin46

U3301B
 GND3 50 GND10 57
 GND4 51 GND9 56
 GND5 52 GND8 55
 GND6 53 GND7 54

RTL8111F-CG







C3301 and C3302 Close to U3301 pin23, pin22



PEGATRON Title : Realtek RTL8111F	
PEGATRON - UNIHAN CORP.	Engineer: Trunks Chen
Size Custom	Project Name B34
Date: Wednesday, February 01, 2012	Rev 0.01
Sheet 33	of 94




12V231BSD08

M:1223-00S4000
S:1223-00QS000






INTERNAL MIC





AMP De-Pop Control circuit






Configuration for ALC269

- Internal Speaker: Port D
- External Headphone: Port A
- External Microphone: Port F
- Internal Microphone: Port B




12V17GISM005
M:1217-0007000
S:1217-008Q000

Cardreader




Pin No.	Name	Discription
# 1	CD/DAT3	Card Detect / Data Line
# 2	CMD	Command / Response
# 3	V _{SS1}	Supply voltage ground
# 4	V _{DD}	Supply voltage
# 5	CLK	Clock
# 6	V _{SS2}	Supply voltage ground
# 7	DAT0	Data Line
# 8	DAT1	Data Line
# 9	DAT2	Data Line




14" SD_SOCKET


- SP1 SD_WP MS_CLK
- SP3 SD_D1
- SP4 SD_D0
- SP6 SD_CD#
- SP8 SD_CLK MS_D2
- SP10 SD_CMD
- SP12 SD_D3 MS_D1
- SP13 SD_D2



15" SD_SOCKET




DEBUG CARD CONN.



PEGATRON		Title : BUG_Debug	
BG1-HW RD Div.2-NB RD Dept.5		Engineer: Trunks Chen	
Size A	Project Name B34		Rev 1.0
Date: Wednesday, February 01, 2012		Sheet 44 of 59	


LVDS Conn w/Camera Module



12V371BSM002
M:1237-0025000
S:1237-002A000
S:1237-002E000

- LVDSA_LCLKP_PCH 23
- LVDSA_LCLKN_PCH 23
- LVDSA_L0P_PCH 23
- LVDSA_L0N_PCH 23
- LVDSA_L1P_PCH 23
- LVDSA_L1N_PCH 23
- LVDSA_L2P_PCH 23
- LVDSA_L2N_PCH 23
- EDID_CLK_PCH 23
- EDID_DATA_PCH 23
- LVDSA_LCLKP_PCH
- LVDSA_LCLKN_PCH







LCD VDDEN / +LED_VCC



PEGATRON Title : LVDS CONN		
BG1-HW RD Div.2-NB RD Dept.5 Engineer: <i>Trunks Chen</i>		
Size B	Project Name B34	Rev 1.0
Date: Wednesday, February 01, 2012	Sheet 45 of 59	

+3VS +3VS 16,17,20,21,22,23,24,25,26,27,28,30,31,32,33,38,44,45,48,50,51,53,56,57,62,66,80,85,91,92
 +5V +5V 52,55,56,57,66,91
 +5VS +5VS 27,30,31,38,48,50,51,53,56,57,80,91




Change to NV optimus solution




PEGATRON		Title : CRT(2)_D-Sub	
BG1HW1		Engineer: Trunks Chen	
Size	Project Name	Rev	
Custom	B34	2.1	
Date: Wednesday, February 01, 2012		Sheet	46 of 98

+12VS	+12VS	20,28,91
+3VS	+3VS	16,17,20,21,22,23,24,25,26,27,28,30,31,32,33,38,44,45,46,50,51,53,56,57,62,66,80,85,91,92
+5VS	+5VS	27,30,31,38,46,50,51,53,56,57,80,91



23	HDMI_CLKP_PCH_R	C4832	1	2	0.1UF/10V	HDMI_CLKP
23	HDMI_CLKN_PCH_R	C4834	1	2	0.1UF/10V	HDMI_CLKN
23	HDMI_TXP0_PCH	C4833	1	2	0.1UF/10V	HDMI_TXP0
23	HDMI_TXN0_PCH	C4835	1	2	0.1UF/10V	HDMI_TXN0
23	HDMI_TXP1_PCH	C4828	1	2	0.1UF/10V	HDMI_TXP1
23	HDMI_TXN1_PCH	C4829	1	2	0.1UF/10V	HDMI_TXN1
23	HDMI_TXP2_PCH	C4830	1	2	0.1UF/10V	HDMI_TXP2
23	HDMI_TXN2_PCH	C4831	1	2	0.1UF/10V	HDMI_TXN2




R1.2 for EMI solution
R4810-R4813



HDMI_SCL & HDMI_SDA : no via , trace length should be as short as possible





R1.2 HDMI HPD Design AMD recommendation_1227



12V12GBRD000
M:1212-0081000

PWM Fan





PEGATRON		Title : THERMAL/ FAN	
BG1-HW RD Div.2-NB RD Dept.5		Engineer: Trunks Chen	
Size A	Project Name B34		Rev 1.0
Date: Wednesday, February 01, 2012		Sheet	50 of 59


mSATA SSD mini card connector

Need check pin definition



+3VS ○ +3VS 16,17,20,21,22,23,24,25,26,27,28,30,31,32,33,38,44,45,46,48,50,53,56,57,62,66,80,85,91,92
 +5VS ○ +5VS 27,30,31,38,46,48,50,53,56,57,80,91





7mm SATA SSD connector





ODD






USB 3.0 & USB 2.0 Combo



PLACE ESD Diodes near Connector




12V13GURD005
M:1213-00YF00




WLAN+BT/WiMax

+3VS	16,17,20,21,22,23,24,25,26,27,28,30,31,32,33,38,44,45,46,48,50,51,56,57,62,66,80,85,91,92
+3VSUS	22,24,27,28,30,33,56,81,92
+1.5VS	26,57,91
+3V	24,40,55,57,62,91







12V44GISM001
M:1244-004W000
H = 6.5 mm




WLAN +1.5VS bypass capacitor:
 Place 0.1uF near pin 6,28,48.
 Place 10uF near +1.5VS source side.




WLAN +3VS bypass capacitor:
 Place 0.1uF near pin 2,24,52,39 41.
 Place 10uF near +3VS_WLAN source side.




Camera

- +3VS  +3VS 16,17,20,21,22,23,24,25,26,27,28,30,31,32,33,38,44,45,46,48,50,51,53,56,57,62,66,80,85,91,92
- +3V  +3V 24,40,53,57,62,91
- +5V  +5V 52,56,57,66,91



PEGATRON Title : CAMERA	
BG1VHW1	Engineer: Trunks Chen
Size B	Project Name B34
Date: Wednesday, February 01, 2012	Rev 2.0
Sheet 55 of 94	


LED Side light




LED Placement
Left-->Right

Order of Indicator LEDs
Battery HDD/ODD WiFi Caps


Battery




HDD/ODD




Connectivity (WLAN/BT/3G)




Caps Lock





LED Board



Power Switch Board Conn





Discharge Circuit






PEGATRON Title :DC-IN / Battery / Discharge		
BG1-HW RD Div.2-NB RD Dept.5 Engineer: <i>Trunks Chen</i>		
Size	Project Name	Rev
B	B34	1.0
Date: Wednesday, February 01, 2012 Sheet 57 of 99		




DC IN






14" BATTERY MAIN BATTERY




SECOND BATTERY




15" BATTERY




Infineon TPM Chip



PEGATRON Title : TPM_****		
BG1HW1		Engineer: <i>Trunks Chen</i>
Size	Project Name	Rev
B	B34	2.1
Date: Wednesday, February 01, 2012		Sheet 62 of 98




Screw Hole NPTH
Drill 2.3mm
Top Ring 7mm
Bot Ring 7mm




Screw Hole NPTH
Drill 2.3mm
Top Ring 6mm
Bot Ring 6mm

CPU & GPU & FAN








NUT
Drill 3.2mm(126)
Top Ring 5.5mm(217)
Bot Ring 5.5mm(217)



PCH



NUT H=4mm
Drill 3.3mm
Top Ring 5.5mm
Bot Ring 5.5mm




PEGATRON Title : ME_CONN,Skew Hole		
Engineer: <i>Trunks Chen</i>		
Size B	Project Name B34	Rev 1.0
Date: Wednesday, February 01, 2012 Sheet 65 of 99		




- 38 MIC_IN_AC_E_J
- 38 COMBO_JD
- 38 HP_JACK_L
- 38 HP_JACK_R
- 38 HP_JD#_M
- 38 SPDIF_OUT

12V18AWSM008
M:1218-0162000
S:1218-0189000




90Ohm/100Mhz





90Ohm/100Mhz

PEGATRON		Title : IO_BOARD_CONN.	
BG1-HW RD Div.2-NB RD Dept.5		Engineer: Trunks Chen	
Size A	Project Name B34		Rev 1.0
Date: Wednesday, February 01, 2012		Sheet 66 of 99	






IBV Support PCIe Gen3, change AC Cap to 0.22uF



02V0A000011

02V0A000011

02V0A000011








Main source :
 Hynix DDR3 128M*16 900MHz / 1.5V
 H5TQ2G63BFR-11C(0315-00ND000)

Hynix DDR3 64M*16 900MHz / 1.5V
 H5TQ1G63DFR-11C(0315-00NF000)

Second source :
 SAMSUNG DDR3 128M*16 900MHz / 1.5V
 K4W2G1646C-HC11(0315-00NG000)

CALCULATION PIN	VALUE
FB_CAL_PD_VDDQ	40.2
FB_CAL_PD_GND	40.2
FB_CAL_TERM_GND	91.2






#DG-05587-001_v03 P.163
 If a DAC interface is not required, it should be disabled:
 ->Adding a pull-down to DACA_VDD with a 10KOhm to GND.
 ->All other DAC I/O pins (including DACA_VREF, DACA_RSET) can be left floating.

XTAL_IN, XTAL_OUT
 3.3V tolerance

correspondent BGA balls must be 12mils and 16 mil wide







PEGATRON Title :VGA-DACs, CLOCK GEN



BG1HW1 Engineer: *Trunks Chen*

Size	Project Name	B34	Rev
Custom	P/N	<OrgAddr2>	1.2

Date: Wednesday, February 01, 2012 Sheet 72 of 98

+3VS_VGA → +3VS_VGA 57,75,91
 +1.05VS_VGA → +1.05VS_VGA 57,91





STRAP0

```

USER[3:0]
3 2 1 0 PANEL VS/HS
0 0 0 1 XGA +/-
0 0 0 1 XGA +/-
0 0 1 0 SXGA +/-
0 0 1 1 SXGA +/-
0 1 0 0 UXGA +/-
1 1 1 1 EDID N/A

```

RAM_SI RAMCONFIG

```

RAMCF[3:0]
Hynix 64Mx16 --> ram_cfg = 0x2 --> pull down 15K
Samsung 64Mx16 --> ram_cfg = 0x3 --> pull down 20K
Hynix 128Mx16 --> ram_cfg = 0x6 --> pull down 35K
Samsung 128Mx16 --> ram_cfg = 0x7 --> pull down 45K

```

STRAP1

```

3GIO_PAD_CFG_ADDR[3:0]
3 2 1 0 PANEL
0 0 0 0 RESERVED
0 1 1 0 NGTFEBOOK
.
1 1 1 1 RESERVED

```

STRAP2

```

LOGICAL BIT
0 PCI_DEVID[0]
1 PCI_DEVID[1]
2 PCI_DEVID[2]
3 PCI_DEVID[3]

```

STRAP3

```

LOGICAL BIT
0 SOR0_EXPOSED
1 SOR1_EXPOSED
2 SOR2_EXPOSED
3 SOR3_EXPOSED

```

STRAP4

```

LOGICAL BIT
0 DP_PLL_VDD33V
1 PCIE_MAX_SPEED
2 PCIE_SPEED_CHANGE_GEN3
3 RESERVED

```

ROM_S0

```

LOGICAL BIT
3 FB[1]
2 FB[0]
1 SMB_ALT_ADDR
0 VGA_DEVICE

```

ROM_SCLK

```

LOGICAL BIT
3 PCI_DEVID[4]
2 SUB_VENDOR
1 PCI_DEVID[5]
0 PEK_PLL_EN_TERM


```

5K PU 1000 PD 0000
10K PU 1001 PD 0001
15K PU 1010 PD 0010
20K PU 1011 PD 0011
25K PU 1100 PD 0100
30K PU 1101 PD 0101
35K PU 1110 PD 0110
45K PU 1111 PD 0111

N13P-GL default NC --> reference DA-05691


N13P-GL - Strap1--> 07 --> reference DA-05691

PCI_DEVID
N13P-GL --> 0X0DE9 - 1 0 0 1 --> pull up 10K





For N13P-GL, VID Set 0.95V.
Mount R7449 R7451 R7443 R7445 R7455 R7447
Unmount R7454, R7452, R7450, R7453, R7444, R7446

GPIO	IO	ACTIVE	USAGE
0	OUT	N/A	GPU_VID4
1	OUT	N/A	GPU_VID3
2	OUT	HIGH	LCD_BL_PWM_VGA
3	OUT	HIGH	LCD_VCC
4	OUT	HIGH	LCD_BLEN
5	OUT	HIGH	GPU_VID1
6	OUT	HIGH	GPU_VID2
7	OUT	HIGH	3D Vision
8	IN/OUT	LOW	OVERT
9	IN/OUT	LOW	ALERT
10	OUT	HIGH	MEM_VREF_CTL
11	OUT	HIGH	GPU_VID0
12	IN	N/A	PWR_LEVEL
13	OUT	LOW	GPU_VID5
14	IN	HIGH	HPD_AB
15	IN	N/A	HPD_C
16	OUT	N/A	MEM_VDD_CTL
17	IN	N/A	HPD_D
18	IN	N/A	HPD_E
19	IN	N/A	HPD_F
20			RESERVED
21			RESERVED




GPU_VID	VID1	VID0	+VGA_VCORE
Low	0	0	
Med	0	1	
High	1	0	



check


U7001H /DIS	
CONFIGURABLE POWER CHANNELS	
XVDD_1	U1
XVDD_2	U2
XVDD_3	U3
XVDD_4	U4
XVDD_5	U5
XVDD_6	U6
XVDD_7	U7
XVDD_8	U8
XVDD_9	V1
XVDD_10	V2
XVDD_11	V3
XVDD_12	V4
XVDD_13	V5
XVDD_14	V6
XVDD_15	V7
XVDD_16	V8
XVDD_17	W3
XVDD_18	W4
XVDD_19	W5
XVDD_20	W7
XVDD_21	W8
XVDD_22	
XVDD_23	Y1
XVDD_24	Y2
XVDD_25	Y3
XVDD_26	Y4
XVDD_27	Y5
XVDD_28	Y6
XVDD_29	Y7
XVDD_30	Y8
XVDD_31	AA1
XVDD_32	AA2
XVDD_33	AA3
XVDD_34	AA4
XVDD_35	AA5
XVDD_36	AA7
XVDD_37	AA8
XVDD_38	

3V3MISC check DG-05587 P.230
Back-drive Prevention








VRAM CH A

***TOP SIDE* --- M2**



***BOT SIDE* --- M0**

57.91 +1.5VS_VGA








20110128
Change:
C7611: 1UF ---> 47PF
C7622: 1UF ---> 47PF
C7632: 0.1UF ---> 47PF
C7630: 1UF ---> 10PF
C7644: 1UF ---> 10PF

	LOWER	UPPER
CM030	NA*	FBAD3
CM031	CAS*	CAS*
CM032	WE*	WE*
CM033	WE*	WE*
CM034	WE*	WE*
CM035	WE*	WE*
CM036	WE*	WE*
CM037	WE*	WE*
CM038	WE*	WE*
CM039	WE*	WE*
CM040	WE*	WE*
CM041	WE*	WE*
CM042	WE*	WE*
CM043	WE*	WE*
CM044	WE*	WE*
CM045	WE*	WE*
CM046	WE*	WE*
CM047	WE*	WE*
CM048	WE*	WE*
CM049	WE*	WE*
CM050	WE*	WE*
CM051	WE*	WE*
CM052	WE*	WE*
CM053	WE*	WE*
CM054	WE*	WE*
CM055	WE*	WE*
CM056	WE*	WE*
CM057	WE*	WE*
CM058	WE*	WE*
CM059	WE*	WE*
CM060	WE*	WE*
CM061	WE*	WE*
CM062	WE*	WE*
CM063	WE*	WE*
CM064	WE*	WE*
CM065	WE*	WE*
CM066	WE*	WE*
CM067	WE*	WE*
CM068	WE*	WE*
CM069	WE*	WE*
CM070	WE*	WE*
CM071	WE*	WE*
CM072	WE*	WE*
CM073	WE*	WE*
CM074	WE*	WE*
CM075	WE*	WE*
CM076	WE*	WE*
CM077	WE*	WE*
CM078	WE*	WE*
CM079	WE*	WE*
CM080	WE*	WE*
CM081	WE*	WE*
CM082	WE*	WE*
CM083	WE*	WE*
CM084	WE*	WE*
CM085	WE*	WE*
CM086	WE*	WE*
CM087	WE*	WE*
CM088	WE*	WE*
CM089	WE*	WE*
CM090	WE*	WE*
CM091	WE*	WE*
CM092	WE*	WE*
CM093	WE*	WE*
CM094	WE*	WE*
CM095	WE*	WE*
CM096	WE*	WE*
CM097	WE*	WE*
CM098	WE*	WE*
CM099	WE*	WE*
CM100	WE*	WE*

***TOP SIDE* --- M3**

***BOT SIDE* --- M1**




20110128
Change:
C7632: 0.1UF ---> 47PF
C7630: 1UF ---> 10PF
C7644: 1UF ---> 10PF

VRAM CH C


TOP SIDE --- M2

BOT SIDE --- M0



TOP SIDE --- M3

BOT SIDE --- M1



R1.0
delete Ventura.


PEGATRON		Title :VGA_VENTURA_INA219	
PEGATRON COMPUTER INC		Engineer: Trunks Chen	
Size B	Project Name P/N	B34 <OrgAddr?>	Rev 1.2
Date: Wednesday, February 01, 2012		Sheet	78 of 98

R1.0


delete GB3-128 additional schematic.

PEGATRON		Title : ADDITIOAL	
BG1\HW1		Engineer: <i>Trunks Chen</i>	
Size	Project Name	B34	Rev
A	P/N	<OrgAddr2>	1.2
Date: Wednesday, February 01, 2012		Sheet	79 of 98


Chief River




+5VO & +3VO POWER SUPPLY



+1.05V POWER SUPPLY



1.05VM POWER SUPPLY




~Variant Name~

PEGATRON Title: POWER_+VCCP

Engineer: *Clark Liang*

Size	Project Name	Rev
C	U14	1.0
Date: Wednesday, February 01, 2012	Sheet: 82	of 94

+1.8VS POWER SUPPLY



+3VO

+1.8VS
(Max:1.45A)
(OCP=1.8A)

(Max:1.31A)


+1.8VO

+1.8VO


Frequency: 1.5MHz
Vout=0.6(1+(R1/R2))

Title :POWER_+1.8VS		Engineer: Clark Liang	
Size	Project Name	Rev	
Custom	U14	1.0	
Date: Wednesday, February 01, 2012	Sheet 84 of 94		

IVB VCCSA POWER SUPPLY




+VCCSA_SEL0	+VCCSA_SEL1	VCCSA
L	L	0.9V
L	H	0.85V
H	L	0.725V
H	H	0.675V



VID[6:0]=[0100111];V=1.0125V
 PSI#=0;
 PROC_DPRSPLPVR=1;


PM_DPRSPLPVR	MODE
L	2 Phase CCM
H	2 Phase DCM




VGA_CORE
 REQUIRE: 22UF*21PCS
 E2: 22UF*17PCS
 PWR: 22UF*4PCS

Input Current:4.5A

BATTERY CHARGER




BATTERY IN DETECT




<Variant Name>

PEGATRON		Title : POWER_DETECT	
		Engineer: <i>Clark Liang</i>	
Size	Project Name	Rev	
Custom	U14	1.0	
Date: <u>Wednesday, February 01, 2012</u>		Sheet <u>90</u> of <u>94</u>	


SUSB#_PWR POWER




SUSC#_PWR POWER




SUSB#_PWR POWER Control




SUSC#_PWR POWER Control



DSC#_PWR POWER(dGPU)




DSC_VGA_PWR POWER Control




Variant Name		PEGATRON Title : POWER_LOAD SWITCH	
		Engineer: Clark Liang	
Size	Project Name	U14	Rev
Custom			1.0
Date: Wednesday, February 01, 2012		Sheet	91 of 94

POWER GOOD DETECTOR





<Variant Name>

PEGATRON Title :POWER_PROTECT	
Engineer: Clark Liang	
Size Custom	Project Name U14
Date: Wednesday, February 01, 2012	Rev 1.0
Sheet 92	of 94



FOR POWER TEST







modify notice R11 to R12

Version	Date	Description
20120103		change SP604 to SP0605, SP605 to SP0606, JP3805 to SP3805, R2240 to SR2201 change SP5501,SP5502 to small size change SP2703~SP2708, SP2715 to small size Add R2208~R2212 P60 Add daul battery schematic P48 modify HPD schematic P22 modify SYS_PWRGD schematic change J4001,J4002 part change PCIE and SATA and USB2.0 and USB3.0 c
20120105		change SP4001,SP4601,SP4602 to small size change SP2003,SP2005,SP2110,SP2114~SP2116,SP2209,SP2210,SP2212~SP2215 to small size change SP2304,SP2305,SP2401,SP2402,SP2501,SP2502,SP3002,SP3006 to small size change R5103 to 0805 modify P53 schematic
20120109		add R4810~R4813 remove SP3101~SP3124
20120110		add C0794
20120111		add CN3101~CN3106
20120112		add project ID R2530, R2533 add D5601,D5602,R2713,R2714
20120113		add wifi LED R5609,R5616,R5617,T2517

PEGATRON		Title : SYSTEM History	
<OrgName>		Engineer: Trunks_Chen	
Size	Project Name	Rev	
Custom	B34	1.0	
Date: Wednesday, February 01, 2012		Sheet 95 of 99	

Power On Sequence Diagram G3-S0 R0.1 [Non-iAMT, Non-Deep Sx]



Power On Sequence Diagram G3-S0 R0.1 [Non-iAMT, Non-Deep Sx]

