

MODEL NAME : VBW01
 PROJECT CODE : ANRVBW0100
 PCB NO : DA8000WL000 LA-9982P M/B
 DA40001FO00 LS-9101P POWER BUTTON/B
 DA40001FP00 LS-9102P USB/B
 DA40001FQ00 LS-9103P TP BUTTON/B

Dell / Compal Confidential

Schematic Document

Intel Shark Bay ULT
 OAK Mainstream2
 UMA/DIS AMD Venus Pro

2013-05-29


Rev: 3.0

X76@ : 76 level
 46@ : 46 level
 @ : Nopop component
 CONN@ : Connector component
 XDP@ : XDP function
 UMA@ : Only for UMA
 DIS@ : Only for Discrete
 VENUS@ : VENUS Pro, VENUS XT
 VENUSXT@ : VENUS XT
 VENUSPRO@ : VENUS Pro
 @VENUS@ : VENUS nopop component
 EMI@ : EMI parts
 @EMI@ : Reserve EMI parts
 ESD@ : ESD parts
 RF@ : RF parts

BOM config
 UMA : UMA@,EMI@,ESD@,RF@
 DIS VENUS : VENUS@,VENUSPRO@,DIS@,EMI@,ESD@,RF



Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D ENGINEERING DEPT. AS A MEMBER OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom Document Number LA-9982P Date: Wednesday, May 29, 2013 Sheet 1 of 57
				Rev 3.0




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED, REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block diagram
Size	Document Number	Rev		
	LA-9982P	3.0		
Date:	Wednesday, May 29, 2013	Sheet	2	of 57

Compal Confidential

Project Code : VAW00 / VAW01

File Name : LA-9981P / LA-9982P




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title DB block diagram		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-9982P	3.0
				Date:	Wednesday, May 29, 2013	Sheet 3 of 57

Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID	Rb	V _{AD_BID min}	V _{AD_BID typ}	V _{AD_BID max}	EC AD3
0	0	0.000V	0.000V	0.300V	0x00 - 0x0B
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3C - 0x46
6	43K +/- 1%	0.978V	0.992V	1.006V	0x47 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA3
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA4 - 0xAD
13	240K +/- 1%	2.316V	2.329V	2.343V	0xAE - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xC0
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC1 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD3
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD4 - 0xDC
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDD - 0xE6
19	NC	3.000V	3.300V	3.300V	0xE7 - 0xFF

SMBUS Control Table


	SOURCE	BATT	Charger	RTD2136S	VGA	DDR3L	XDP	WLAN mini card	Touch pad
EC_SMB_CK1 EC_SMB_DA1	KB9012	V	V						
EC_SMB_CK2 EC_SMB_DA2	KB9012			V	V				
SMBCLK SMBDATA	ULT					V	V	V	V
SML0CLK SML0DATA	ULT								
SML1CLK SML1DATA	ULT								



USB3.0	
Port1	USB connector 2
Port2	USB connector 1
Port3	
Port4	
USB2.0	
Port0	USB connector 2
Port1	USB connector 1
Port2	USB connector 3
Port3	USB connector 4 (DB)
Port4	MINI Card (WLAN)
Port5	Touch Screen Panel
Port6	Card Reader
Port7	Camera
PCI EXPRESS	
Lane 1	
Lane 2	
Lane 3	10/100 LAN
Lane 4	MINI Card (WLAN)
Lane 5	PEG (N14P)
Lane 6	PEG (N14P)
SATA	
SATA0	HDD
SATA1	ODD
SATA2	
SATA3	

Board ID TABLE

ID	PCB Revision			
	UMA	Sun XT	VenusPro	VenusXT
0	SSI&A02			
1		SSI&A02		
2			SSI&A02	
3				SSI&A02
4	PT			
5		PT		
6			PT	
7				PT
8	ST			
9		ST		
10			ST	
11				ST
12	XB			
13		XB		
14			XB	
15				XB
16	A01			
17		A01		
18			A01	
19				A01




CLOCK SIGNAL	
CLKOUT_PCIE0	
CLKOUT_PCIE1	
CLKOUT_PCIE2	10/100 LAN
CLKOUT_PCIE3	MINI Card (WLAN)
CLKOUT_PCIE4	dGPU
CLKOUT_PCIE5	













SMBUS Address [0x9a]

MCH Shark bay


KBC KB9012A4



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-9982P
				Rev
				3.0
				Date
				Wednesday, May 29, 2013
				Sheet
				5 of 57




Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2013/05/29	Deciphered Date	2014/06/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			Title
BELOW IS A LIST OF ALL THE INFORMATION CONTAINED IN THIS SHEET THAT IS NOT THE PROPERTY OF COMPAL ELECTRONICS, INC.			MCP(1,2/19) eDP.XDP.MISC
DATE: 2013/05/29			Size
DRAWN BY: [Name]			Document Number
CHECKED BY: [Name]			IA-9982P
DATE: Wednesday, May 28, 2013			Rev
DRAWN BY: [Name]			3.0
DATE: 2013/05/29			Date: Wednesday, May 28, 2013
DRAWN BY: [Name]			Sheet
DATE: 2013/05/29			6 of 87




3 OF 19 Rev1p2

4 OF 19 Rev1p2




confirm by intel request PDG P141

Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	MCP(3.4/19) DDR3
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 3.0
Date: Wednesday, May 29, 2013				Sheet 7 of 57



For GCLK




INTVRMEN - INTEGRATED SUS 1.05V VRM

ENABLE

High - Enable Internal VRs


Low - Enable External VRs




FLASH DESCRIPTOR SECURITY OVERRIDE

LOW = DISABLED (DEFAULT)

HIGH = ENABLED





CMOS place near DIMM



CMOS_CLR1	CMOS setting
Shunt	Clear CMOS
Open	Keep CMOS

ME_CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers


HDA for Codec






SATA Impedance Compensation

within 500 mils


CAD note:
Place the resistor within 500 mils of the PCH. Avoid routing next to clock pins. reference FRFD sch 0.5






MEM Bus : DDR/XDP/WLAN/TP




SML1 Bus : EC/Sensors









PN : SA000046400 ,64M,EN25Q64-104HIP





For GCLK



Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	MCP(6,7/19) CLK,SMB,SPI,LPC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 3.0
Date: Wednesday, May 29, 2013				Sheet 9 of 57




Note: SUSACK# and SUSWARN# can be tied together if EC does not want to involve in the handshake mechanism for the Deep Sleep state entry and exit CAN be NC ,if not support Deep Sx










DSWODVREN - On Die DSW VR Enable
 * H : Enable (DEFAULT)
 L : Disable

DSWODVREN - ON DIE DSW VR ENABLE
 HIGH = ENABLED (DEFAULT)
 LOW = DISABLED






PCH_BATLOW# Need pull high to VCCDSW3_3 (If no deep Sx, connect to VCCSUS3_3)












Reserve for eDP

Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	MCP(8,9/19) DDLEDP.GPIO
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	3.0	
	LA-9982P	Date:	Wednesday, May 29, 2013	Sheet 10 of 57








Security Classification	Compal Secret Data		Title		
Issued Date	2013/05/29	Deciphered Date	2014/06/01	MCP(11/19) PCIE_USB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9982P	Rev 3.0
				Date: Wednesday, Nov 28, 2013	Sheet 12 of 57






Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title MCP(12/19) Power Size Document Number LA-9982P Date: Wednesday, Nov 28, 2013 Sheet 13 of 57
				Rev 3.0




CAD Note: RC163 SHOULD BE PLACED CLOSE TO CPU

Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	MCP(14,15,16/19) VSS
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size Document Number LA-9982P Date: Wednesday, Nov 28, 2013
				Rev 3.0
				Sheet 15 of 57



CFG STRAPS for CPU



Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port


H=4mm

2-3A to 1 DIMMs/channel




Populate RD1, De-Populate RD7 for Intel DDR3 VREFDQ multiple methods M1
Populate RD7, De-Populate RD1 for Intel DDR3 VREFDQ multiple methods M3

<-> DDR_A_DQS#(0..7)
<-> DDR_A_DQ(0..63)
<-> DDR_A_DQS(0..7)
<-> DDR_MA(0..15)


Layout Note:
Place near JDIMM1
Note:
Check voltage tolerance of VREF_DQ at the DIMM socket





Layout Note:
Place near JDIMM1.203,204



CAD NOTE
PLACE THE CAP NEAR TO DIMM RESET PIN



DDR3L SODIMM ODT GENERATION



Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	DDR3L DIMMA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE EXPRESS WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		3.0
	LA-9982P			
Date:	Wednesday, May 29, 2013	Sheet	17	of 57

H=4mm 2-3A to 1 DIMMs/channel


Populate RD4, De-Populate RD8 for Intel DDR3
 VREFDQ multiple methods M1
 Populate RD8, De-Populate RD4 for Intel DDR3
 VREFDQ multiple methods M3

- <7> DDR_B_DQS#(0..7)
- <7> DDR_B_D(0..63)
- <7> DDR_B_DQS(0..7)
- <7> DDR_B_MA(0..15)

All VREF traces should have 10 mil trace width



Layout Note:
Place near JDIMM2

Note:
Check voltage tolerance of VREF_DQ at the DIMM socket











For ME concern, CD51 used H1.4


Layout Note:
Place near JDIMM2.203,204




CAD NOTE
PLACE THE CAP NEAR TO DIMM RESET PIN





Vendor advise reserve it







RTD2136S : SA00004NW10
RTD2136R : SA000067100




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Compal Electronics, Inc.	
2013/05/29		2014/06/01		eDP to LVDS converter	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D.		Size		Document Number	
ALL INFORMATION CONTAINED HEREIN IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		1A.9982P		Rev 3.0	
		Date: Wednesday, May 29, 2013		Sheet 19 of 57	



W=40mils




Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	HDMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
WWW.AliSaler.Com				LA-9982P
Date: Wednesday, May 29, 2013				Rev 3.0
Sheet 20 of 57				




SS table


Css	Tss
0.1uF	100mS
10nF	10mS
1nF	1mS
Open or tied to VIN	1mS




These caps close to Pin 23,32
For 8106E pop the capacitor close pin 23,32




These caps close to Pin 8,30
For 8106E pop capacitor close to pin 8,30






Place close to TCT pin




Change CPN to SP050007J00 only
Need CIS symbol





CL30, CL31 close to UL1 Pin 17, 18



Reserve 10K pull LAN_IO




For GCLK




Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Rev		3.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	LA-9982P	
				Date	Wednesday, May 29, 2013	Sheet 21 of 57

Reserve for HDA issue




CA71, CA51 place close to Pin 26




CA53, CA55 change Value from 10U_0603_6.3V6M-D to 4.7U_0603_6.3V6K


CA57, CA58 close to UA1 pin1




JACK_PLUG Delay circuitis





Reserve for cancel Delay circuitis




Place on the moat between GND & GNDA.




RA51, RA33 place close to UA1



SM1000BV00 need CIS symbol





Close to UA1 Pin11,13,14,16







Trace width for SPK-L+/SPK-L-/SPK-R+/SPK-R- Speaker 4 ohm : 40mil Speaker 8 ohm : 20mil

iPhone and Nokia type Combo Jack






Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE EXPRESS WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA9982P	Rev 3.0
				Date:	Wednesday, May 29, 2013 Sheet 22 of 57





拉MS_D2_SD_CLK到Conn pin 13 SD_CLK
再打Via拉到pin 10 MS_D2


拉MS_CLK_SD_WP到Conn pin 5 MS_CLK
再打Via拉到pin 20 SD_W




Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Card Reader RTSS179
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 3.0
Date: Wednesday, May 29, 2013				Sheet 23 of 57




Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	USB3.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9982P	Rev 3.0
				Date: Wednesday, May 29, 2013	Sheet 24 of 57




USB connector3
USB20 port2



Place close to JUSB3





USB connector4
USB20 port3




2nd: SP01001EX00
Main: SP01001AA00
Change CONN symbol for DFB

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	MB to USB2.0 DB		Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D.				Size	Document Number	3.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D.				LA-9982P	Date:	Wednesday, May 29, 2013
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D.				Sheet	25	of 57



Mini WLAN/WIMAX H=6.7



HDD LED



10mils, All pins





Wireless LED

Power LED




Battery LED




Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Mini Card/LED	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9982P	Rev 3.0
				Date: Wednesday, May 29, 2013	Sheet 26 of 57

POWER/B




Power ON Circuit


ON/OFF switch




Touch pad



FAN Control circuit





INT_KBD Connector





Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT WRITTEN PERMISSION FROM COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 3.0
Date: Wednesday, May 29, 2013				Sheet 27 of 57

+5VS and +3VS switch




+3VALW_PCH switch





For Intel S3 Power Reduction

Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9982P Date: Wednesday, May 29, 2013
			Sheet	28 of 57
				Rev 3.0





SLG3NB3374V is for DIS by output 24M*1, 25M*1, 27M*1, 32K*1
 SLG3NB3375V is for UMA by output 24M*1, 25M*1, 32K*1






Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev GCLK Document Number LA-9982P Date: Wednesday, May 29, 2013 Sheet 23 of 57
Size Date: Wednesday, May 29, 2013 Sheet 23 of 57				Rev 3.0



- SD028000080 0_0402_1%
- SD034120280 12K_0402_1%
- SD034100300 27K_0402_1%
- SD034400280 43K_0402_1%
- SD034560280 56K_0402_1%
- SD034750280 75K_0402_1%
- SD034100380 100K_0402_1%
- SD034130380 130K_0402_1%
- SD034160380 160K_0402_1%
- SD034200380 200K_0402_1%
- SD000001B80 240K_0402_1%
- SD00000G280 270K_0402_1%
- SD034330380 330K_0402_1%
- SD028430380 430K_0402_1%




Place CC30 close to RC51.1



Please close to EC



Please close to EC




KB9012A3 change to KB9012A4 SA00004OB30


"KB_LED_PWM" for OAK 17 only

20mil


ME_FWP PCH has internal 20K PD. (suspend power rail)




Place CE34 between DE1 and RE12



Place CE35 between DE1 and UE1




Place DE1 close to UE1




Place CE30, CE31, CE32, CE33 close to UE1

Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DEPARTMENT OR COMPANY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	EC_ENE-KB9012
Doc No	LA-9982P	Rev	3.0	Date	Wednesday, May 29, 2013
				Sheet	30 of 57





LCD PWR CTRL






LCD backlight PWR CTRL



Webcam PWR CTRL




LVDS Connector




Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9982P	Rev 3.0
				Date: Wednesday, May 29, 2013	Sheet 31 of 57


SATA HDD Connector




+5V_HDD Source




SHORT DEFAULT



ODD Power Control







SATA ODD Connector



Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	HDD/ODD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
WWW.AliSaler.Com				LA-9982P	Rev 3.0
Date: Wednesday, May 29, 2013				Sheet 32	of 57

Screw Hole




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE EXPRESS WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-9982P
				Rev
				3.0
				Date: Wednesday, May 29, 2013
				Sheet 33 of 57

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	34	Card Reader	2012/04/27	HW	The Card reader USB signal is incorrect.	SWAP UR1 USB signal P/N	0.2
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							
31							
32							
33							
34							
35							
36							
37							
38							
39							
40							
41							

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Size		Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS CAN BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date		Rev
				Wednesday, May 29, 2013		3.0
				Sheet 34 of 57		



Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
40							
41							
42							
43							
44							
45							
46							
47							
48							
49							
50							
51							
52							
53							
54							

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Size		Rev
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D ENGINEERING DEPARTMENT AT COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS CAN BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number	3.0	
				LA-9982P		Date: Wednesday, May 29, 2013



- SMART Battery:**
 01.GND1
 02.GND2
 03.BATT_ALERT
 04.SYS_PRES
 05.BATT_PRS
 06.DAT_SMB
 07.CLK_SMB
 08.BATT1+
 09.BATT2+

Other component (37.1)




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	PWR DCIN/BATT CONN/OTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR THE COMPETENT DEPT AS OF THIS DATE WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED IN ANY MANNER BY ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date	Wednesday, May 29, 2013	Sheet	36	of	57


Iada=0~3.33A (65W)

Iada=0~4.62A (90W)

$$ADP_I = 40 * I_{adapter} * R_{sense}$$



Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT TO ANY OTHER DEPARTMENT OR TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9982P Date: Wednesday, May 29, 2013
WWW.AliSaler.Com				Rev 3.0 Sheet 37 of 57





Output capacitor ESR need follow below equation to make sure feed back loop stability
 $ESR=20mV \cdot L / f_{sw} / 2V$

POK need pull high, it will pull high on VS transfer circuit


Change to 4.7u for TPS51285

3VALWP
 TDC 5.95A
 Peak Current 8.5A
 OCP current 10.2A
 TYP MAX
 H/S Rds(on) : 22mohm , 30mohm
 L/S Rds(on) : 10.8mohm , 13.6mohm

5VALWP
 TDC 5.96A
 Peak Current 8.51A
 OCP current 10.2A
 TYP MAX
 H/S Rds(on) : 22mohm , 30mohm
 L/S Rds(on) : 10.8mohm , 13.6mohm




Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	PWR_3.3VALWP/SVALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				L4.9982P	Rev 3.0
				Date: Wednesday, May 29, 2013	Sheet 38 of 57



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title PWR 1.5VSP / 1.8VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED FOR ANY OTHER PURPOSE BY ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-9982P
				Date	Rev 3.0
				Date	Wednesday, May 29, 2013
				Sheet	39 of 57

EN pin don't floating
If have pull down resistor at HW side, pls delete PR301




The current limit is set to 6A, 8A or 12A when this pin is pull low, floating or pull high

Pin 7 BYP is for CS.
Common NB can delete +3VALW and PC313

$V_{FB} = 0.6V$
 $V_{out} = 0.6V * (1 + R_{up}/R_{down})$
 $V_{out} = 1.05V$

+1.05VSP
 TDC 5A
 Peak Current 6.6A
 OCP current 8A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD.				PWR +VCCIO
Size	Document Number	Rev		
P		3.0		
Date:	Wednesday, May 29, 2013	Sheet	40	of 57




0.675Volt +/- 5%
TDC 0.7A
Peak Current 1A

+1.35VP
1.35VP
TDC 6A
Peak Current 8A
OCP current 10A


+1.35VP
+0.675VSP

Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title PWR +1.35VP/0.675VSP
				Size LA9982P
				Date: Wednesday, May 29, 2013 Sheet 41 of 57




Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	PWR_VCORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA9982P	Rev 3.0
				Date: Wednesday, May 29, 2013	Sheet 42 of 57


TDC=9A
Peak Current=13A
OCP=16A



	VDDCI_VID (GPIO_6)
High	0.95V
Low	0.9V



The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high



+VDDCIP
TDC 7A
Peak Current 13A
OCP current 16A


VFB=0.6V
Vout=0.6V* (1+Rup/Rdown)
Vout=0.9V

Pin 7 BYP is for CS.
Common NB can delete +3VALW and PC1205

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title
				PWR +1.35VGPU/VDDCIP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR FOR ANY OTHER PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number
				LA-9982P
				Rev 3.0
Date:	Wednesday, May 29, 2013	Sheet	43	of 57

	SUN XT	VENUS PRO/XT
Load line	No need	Need
PR824	pop	un-pop



	25W	32W
PR813	909	1.4K
PR821	97.6K	143K
PR825	976	1.5K






VGA_CORE
 Frequency 300kHz
 TDC 23A (25W) / 33A (32W)
 Peak Current 30A (25W) / 47A (32W)
 OCP current 36A (25W) / 56A (32W)
 TYP MAX
 H/S Rds (on) : 12.2mohm , 15mohm
 L/S Rds (on) : 2.75mohm , 3.5mohm
 Choke DCR 1.1mohm (Typ) / 1.3mohm (Max)
 Load line : -1.5mV/A




SPU_VID5 (GPIO_10)	SPU_VID4 (GPIO_14)	SPU_VID3 (GPIO_15)	SPU_VID2 (GPIO_16)	SPU_VID1 (GPIO_20)	Core Voltage Level
0	1	1	0	0	1.2V
0	1	1	0	1	1.175V
0	1	1	1	0	1.15V
0	1	1	1	1	1.125V
1	0	0	0	0	1.1V
1	0	0	0	1	1.075V
1	0	0	1	0	1.05V
1	0	0	1	1	1.025V
1	0	1	0	0	1V
1	0	1	0	1	0.975V
1	0	1	1	0	0.95V
1	0	1	1	1	0.925V
1	1	0	0	0	0.9V
1	1	0	0	1	0.875V
1	1	0	1	0	0.85V
1	1	0	1	1	0.825V
1	1	1	0	0	0.8V
1	1	1	1	0	0.775V





Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev LA9982P 3.0
Date: Wednesday, May 29, 2013				Sheet 45 of 57

Power block





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT BY AUTHORIZED PERSONNEL OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR POWER BLOCK DIAGRAM Document Number: LA-9982P Date: Wednesday, May 29, 2013 Sheet 46 of 57 Rev 3.0

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	37	CHARGER	13/01/30	Morris	adjust design parameter from vendor recommend	delete PD702 change PC712 to unpop change PQ704 to unpop change PC707 from 0.1uF 0402 to 1uF_0603 change PC720 from 0.1uF to 100pF change PC711 from 1000pF to 0.01uF change PQ705 from SB00000SD00 to SB00000WY00	0.3
2	42	VCORE	13/01/30	Morris	adjust design parameter from vendor recommend	change PC509 from 0.1uF to 1000pF change PR529 from 3.83K to 5.76K change PR504 from 523K to 499K	0.3
3	36	DCIN/BATT CONN/OTP	13/01/30	Morris	change from ESD request	change PD1 from SC300002E00 to SC300001G00	0.3
4	38	3.3VALWP/SVALWP	13/02/01	Morris	add ESD diode from ESD request	add PD101 (SCA00002A00)	0.3
5	42	VCORE	13/02/21	Morris	adjust design parameter from fine tune result	change PR501 from 422K to 523K change PR503 from 56K to 75K	0.3
6	44	VGA_CORE/PCIE	13/02/21	Morris	unpop from EE request	unpop PR808	0.3
7	44	VGA_CORE/PCIE	13/03/05	Morris	adjust output voltage from vander request	unpop PR826 and pop PR834 (only for Sun XT)	0.4
8	37 38 39 40 41 42	CHARGER 3.3VALWP/SVALWP 1.5VSP/1.8VSP +VCCIO +1.35VP/0.675VSP VCORE	13/03/28	Morris	verify function ok, so delete 0 ohm to short	unpop PR100, PR101, PR201, PR202, PR300, PR303, PR401, PR522, PR535, PR704, PR708, PR710, PR714, PR715, PR717	1.0
9	36	DCIN/BATT CONN/OTP	13/04/09	Morris	design change for solve issue	unpop PR1 and PC5	2.0
10	41 43	+1.35VP/0.675VSP +1.35VGPU/VDDCI	13/04/09	Morris	part shortage issue	change PQ201 and PQ1101 from SB00000T600 to SB000010A00	2.0
11	39 43 44	1.5VSP/1.8VSP +1.35VGPU/VDDCI VGA_CORE/PCIE	13/04/09	Morris	verify function ok, so delete 0 ohm to short	unpop PR601, PR802, PR803, PR814, PR823, PR830, PR845, PR846, PR1103, PR1200, PR1206, PR1210	2.0
12	43	+1.35VGPU/VDDCI	13/04/09	Morris	unpop VDDCI parts from vendor recommend and EVerify ok only for Sun XT	unpop PL1200, PL1201, PU1200, PQ1201, PR1201, PR1203, PR1204, PR1208, PR1209, PR1211, PR1212, PR1213, PC1201, PC1202, PC1204, PC1205, PC1206, PC1207, PC1209, PC1210, PC1211, PC1213 (only for Sun XT)	2.0
13	44	VGA_CORE/PCIE	13/04/12	Morris	part shortage issue	change PL1300 from SH00000GQ00 to SH00000PK00	2.0
14	36	DCIN/BATT CONN/OTP	13/04/12	Morris	customer request	add PR2 10kOhm	2.0
15	42	VCORE	13/04/15	Morris	EMI request	pop PC522 and add PC523 0.1uF	2.0
16	36	DCIN/BATT CONN/OTP	13/05/22	Morris	reserve parts from ESD request	reserve PD2, PD3, PR17 and unpop PR17	3.0

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR REPRODUCED IN ANY FORM OR BY ANY MEANS WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-PIR Document Number LA-9982P Date: Wednesday, Nov 29, 2013
WWW.AliSaler.Com				Rev 3.0 Sheet 47 of 57

GFX PCIe LANE REVERSAL




Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	ATI Venus Pro M2 PCIe/LVDS
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D ENGINEERING DEPARTMENT AT COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size Document Number LA-9982P Date: Wednesday, May 29, 2013 Sheet 48 of 57


Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
* 128Mx1GBits (64Mx32Bits) QDDR5 Hynix 2Gb SA00004GD11(R1) SA00004GD2L(R3)	RV67	RV69	RV71
128Mx1GBits (64Mx32Bits) QDDR5 Samsung 2Gb SA00005B70L(R1) SA00005B71L(R3)	RV68	RV69	RV71
128Mx1GBits QDDR3 Hynix 2Gb SA00006H40L(R1) SA00006H41L(R3)	RV67	RV70	RV71
128Mx1GBits QDDR3 Samsung 2Gb SA00005SH0L(R1) SA00005SH1L(R3)			
128Mx1GBits QDDR3 Micron 2Gb SA00005XB0L(R1) SA00005XB1L(R3)			

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	GPIO FULL TX OUTPUT SWING	0: 50% swing 1: Full swing	X
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS	0: disable 1: enable	X
RVSD	GPIO2	Advertises PCIe speed when compliance test	0: 2.50V/s 1: 50V/s	0
RVSD	GPIO8	RESERVED		0
BF_VGA_DIS	GPIO9	VGA ENABLED		0
RVSD	GPIO21	RESERVED		0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0: disable 1: enable	X
ROMCFG(2:0)	GPIO[13:1]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT		XXX
WP_DEVICE_STRAP_ENA	V2NSync	IGNORE WP DEVICE STRAPS		0
RVSD	H2SYNC			0
RVSD	GENERIC			0
AUD[1]	HSYNC	AUD[1]AUD[0] 0: No audio function 1: Audio for DisplayPort and HDMI if dongle is detected		11
AUD[0]	VSYNC	1: Audio for DisplayPort only 1: Audio for both DisplayPort and HDMI		

AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET





SUN internal VGA Thermal Sensor
Address 0x714



SUN MLPs PS_3	RV241	RV242	Bits [3:1]
* Hynix	NC	4.7k	000
Samsung	8.45k	2k	001
Micron	4.75k	NC	111


VENUS MLPs
PS_3 used default




Security Classification	2013/05/29	Compal Secret Data	Deciphered Date	2014/06/01	Title	Compal Electronics, Inc.
Issued Date	2013/05/29		Deciphered Date		2014/06/01	
Title			ATI Venus Pro_M2 Main MSIC			
Size	Document Number	LA-9982P			Rev	3.0
Date	Wednesday, May 29, 2013		Sheet	49		of 57

PX_MODE=1 for Normal Operation
 PX_MODE=0 for BACO mode to shut down power rails except VDDR3,PCIE_VDDC and 1.8V rail


Note:
 PX4.0 +VGA_CORE,VDDCI,+1.5VGS ON
 PX4.0 +3VGS, +1.0VGS,+1.8VGS OFF
 PX5.0 +3VGS,+VGA_CORE,VDDCI,+1.5VGV,+1.0VGS,+1.8VGS OFF




Switch circuits in BACO desings for Thames/Seymour only
 55mA@1.0V, in BACO mode





+1.8VS TO +1.8VGS




+1.35VS_VGA TO +1.35V_MEM_GFX



+3VS TO +3VGS




Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	ATI Venus Pro M2_BACO POWER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D AND IS NOT TO BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 3.0
Date: Wednesday, May 29, 2013				Sheet 50 of 57





MLPS Bit	AMD recommended setting			
	strap	R_PU	R_PD	C
PS0:	11001	RV243=8.45K	RV201=2K	CV335=NC
PS1:	11000	RV237=NC	RV238=4.75K	CV329=NC
PS2:	00000	RV239=NC	RV240=4.75K	CV331=0.68u
PS3:	11000	RV241=NC	RV242=4.75K	CV333=NC

Thames/Seymour Only
Do not install for Heathrow/Mars Pro
PS_0 Should be tied to GND on Thames/Seymour



For GDDR5 MVDDQ = 1.35V
(1.7) A



(SUN) (VENUS)
(PCIe 2.0 => 1.8V@50mA PCIe_VDD)
(PCIe 3.0 => 1.8V@80mA PCIe_VDD)

(SUN) (VENUS)
(PCIe 2.0 => +0.95V@1920mA PCIe_VDDC)
(PCIe 3.0 => +0.95V@2.5A PCIe_VDDC)

(20.5A)

55mA


For non-BACO designs, connect BIF_VDDC to VDDC.
For BACO designs - see BACO reference schematics

(GDDR3/DDR3 1.2V@4A VDDCI)

(GDDR5 1.2V@16A VDDCI)


VDDCI and VDDC should have separate regulators with a merge option on PCB
For Madison, Park, Capilano, Robson, Seymour and Whistler, VDDCI and VDDC can share one common regulator

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title	ATI Venus Pro M2 Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT EXPRESS WRITTEN PERMISSION FROM COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE REPRODUCED OR DISCLOSED TO ANY PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	LA-9982P	3.0	
Date:	Wednesday, May 29, 2013	Sheet	52	of	57





GDDR5 CMD Mapping Table

<. .31>	<32..63>	Memory
CMD12	CMD28	RAS#
CMD15	CMD31	CAS#
CMD5	CMD21	WE#
CMD0	CMD16	CS#
CMD8	CMD24	AB1#
CMD10	CMD26	A0 A10
CMD11	CMD27	A1 A9
CMD1	CMD17	A3 BA3
CMD2	CMD18	A4 BA2
CMD4	CMD20	A5 BA1
CMD7	CMD23	A6 A11
CMD9	CMD25	A7 A9
CMD14	CMD30	CKEY
CMD13	CMD29	RESET#




This basic topology should be used for DRAM_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and | Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM load and board to pass Resistor Signal Spec. Place all these components very close to GPU (Within 25mm) and keep all component close to each other (within 5mm) except Rser2



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/29	Deciphered Date	2014/06/01	Title	ATI Venus Pro M2 MEM IF
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DEPARTMENT OR TO ANY OTHER PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number	Rev
				LA-9982P	3.0
			Date:	Wednesday, May 29, 2013	Sheet 53 of 57

Memory Partition A G-Lower 16 bits

64X32 GDDR5



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compaq Electronics, Inc.		
File	VRAM A Lower UV4,UV5	
Size	Document Number	Rev
	LA-9982P	3.0
Date:	Wednesday, May 29, 2013	Sheet 54 of 57

Memory Partitioning - Upper 16 bits

MIRROR


NORMAL



PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
 BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
 PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
File	MARX-VRAM_A Upper UV3,UV6
Size	Document Number
LA-9982P	
Date	Wednesday, May 29, 2013
Sheet	55 of 57
Rev	3.0



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

MARX-VRAM B Lower_UV7_UV8

File: **MARX-VRAM B Lower_UV7_UV8**


Size: **LA-9982P**

Document Number: **LA-9982P**


Date: **Wednesday, May 29, 2013**

Sheet **56** of **57**


MIRROR




B_2



B_1



NORMAL



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

File: MARX-VRAM_B Upper_UV9,UV10

Size: Document Number LA-9982P

Date: Wednesday, May 29, 2013 Sheet 57 of 57