






System Block Diagram of Brooks 17.3"

POWER

CHARGER	PG 40
LDO	PG 47
0.75V_DDR_VTT, 1.8V_RUN	
DC/DC	PG 49
+3.3V_ALW/+5V_ALW/+15V_ALW	
DC/DC	PG 48
1.1V_VCCP and 1.5V_MEM	
VCORE	PG 51
VCC_VCORE	
Power Good	
Misc. Power	PG 38



SANDY BRIDGE PROCESSOR HOST, PEG, Others



Ever Light Technology Limited

File: **02 - SNB (PGA) I/H HOST, PEG**

Rev: [] Document Number: []

Date: Thursday, January 27, 2011 Page: 2 of 24

SANDY BRIDGE PROCESSOR (POWER)

SANDY BRIDGE PROCESSOR (GRAPHICS POWER)

POWER

POWER

GRAPHICS

SENSE LINES



VREF

DDR3 -1.5V RAILS

SA RAIL

MISC


1.5V RAIL




Power page:
22uF x 3
EE part:
330uF x 1, NC x 1
22uF x 12, NC x 7

Voltage Rail	Voltage	SP Tolerance
VCC	0.65-1.3	53
VCCIO	1.05	8.5
VAGG	0.0-1.1	28
VDDPLL	1.8	3
VDDQ	1.5	5
VCCSA	0.65-0.9	6
+1.5V_BEN	1.5	12:1:6 *


* Description:
1A to R806:00201144(+1.5V_CPU_VDDQ)
5-6A to 2 D1066(0:0:0:1)
2-5A to +1.5V_RUN & +0.75V_DDR_VTT




SANDY BRIDGE PROCESSOR (GND)



SANDY BRIDGE PROCESSOR(RESERVED, CFG)



	1	0
CFG2 (PEG Static Lane Reversal)	Lan# definition matches socket pin map definition (Default Value)	Lan Reversed
CFG4 (Display Port Presence strap)	Disabled; No Physical Display Port attached to Embedded Display Port (Default Value)	Enabled; An external Display port device is connected to the Embedded Display port
CFG{6-5}		
CFG7 (PEG Defier Training)	PEG Train immediately following xRESETB de assertion (Default Value)	PEG Wait for BIOS for training
CFG{6-5} (PCIe Port Bifurcation Straps)	11 x16 - Device 1 functions 1 and 2 disable (Default Value) 10 x8, x8 - Device 1 function 1 enable; function 2 disable 01 Reserved - (Device 1 function 1 disable; function 2 enable) 00 x8, x8, x4 - Device 1 function 1 and 2 enable	




Ever Light Technology Limited

File: **05 - SNB (PGA) 4(GND)**



Size: Document Number

Date: Tuesday, January 27, 2010

Page: 5 of 24





The resistor for BOOT2 should be placed such that the stub is very small on CFG0 net



(10,14,15,16,17,18,28,36) MEM_SMBCLK << MEM_SMBCLK

(10,14,15,16,17,18,28,36) MEM_SMBDAT << MEM_SMBDAT




Ever Light Technology Limited

File: **06 - XDP Connector**

Size: Document Number: **Thunder** Rev: **1A**


Date: **Thursday, January 27, 2011** Page: **6 of 24**

COUGAR POINT (DMI,FDI,GPIO)



PDG v0.7 P166
If the LVDS interface is not implemented, all signals associated with the interface can be left as No Connects

COUGAR POINT (LVDS,DDI)




From EC
(4) SUSACKF
(26) XDP_OBSESTF
(84) SYS_PWROK
(9) RESET_OUTF
(9) PM_APWROK
(2) PM_DRAM_PWROK
(8,39) PCH_RSMRSTF
(8) ME_SUS_PWR_ACK
(6) SIO_PWRBTN_R
(9) SIO_PWRBTN_R
(9) AC_PRESENT
+3.3V_ALW_PCH
PCH_R#
ME_SUS_PWR_ACK_R
DG v0.7 P248
SUSACKF and SUSWRN# can be tied together
EC does not want to involve in the
handshake mechanism for the Deep Sleep state entry and exit.

+3.3V_RUN
R123 10k NC +/-5% SUSACKF_R
R124 10k NC +/-5% DM1_COMP_R
R125 10k NC +/-5% REBS_TF#
R126 10k NC +/-5% SYS_PWROK_R
R127 10k NC +/-5% PCH_PWROK_L22
R128 10k NC +/-5% PCH_PWROK_L10
R129 10k NC +/-5% PCH_DRAM_PWROK_B13
R130 10k NC +/-5% PCH_RSMRSTF_C2
R131 10k NC +/-5% ME_SUS_PWR_ACK_K16
R132 10k NC +/-5% SIO_PWRBTN_R_E20
R133 10k NC +/-5% SIO_PWRBTN_R_H20
R134 10k NC +/-5% PCH_BATLOW_H20
R135 10k NC +/-5% PCH_R#_A10
R136 0 +/-5% SUSACKF_R
R137 2.2k +/-1% +3.3V_RUN
R138 10k NC +/-5% +3.3V_ALW_PCH
R139 10k NC +/-5% SUS_STATELPCPDW
R140 10k NC +/-5% SIO_SLP_LANW
R141 10k NC +/-5% PCH_R#
R142 10k NC +/-5% PCH_PCF_WAKE#
R143 10k NC +/-5% ME_SUS_PWR_ACK
R144 10k NC +/-5% RESET_OUTF

APWROK, DG v0.7 P248
This is an input signal to the PCH from power monitoring circuit to indicate that all Active Sleep (ASW) (i.e. Intel ME sub-system and LAN) power rails are stable on the platform. Connect to ASW power rail monitoring circuit on motherboard. For platform not supporting Intel APTx, it can be connected to PWROK. The ASW power must be stable for at least 1ms before platform logic asserts APWROK.

DPWROK, DG v0.7 P252
This is an input signal to the PCH from power monitoring logic to indicate that all power rails associated with the PCH Deep Sleep (DS) (i.e. well) (DSW) are valid and stable. Connect to DSW power rail monitoring circuit on motherboard for platforms that support Deep Sleep Sx state. This signal can be tied to RSMRSTF for platforms that do not support the Deep Sleep Sx state. The DSW rails must be stable for at least 1ms before DPWROK is asserted to PCH.




Ever Light Technology Limited

File: **07 - CBT 16 (DMI&VIDEO)**

Rev: 1A

Date: Tuesday, January 27, 2015






www.vinafix.vn

Cougar Point (PCI,USB,NVRAM)



Boot BIOS Strap		
BBS_BIT[1]	BBS_BIT[0]	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

GNT3# - Strap for ESI mode
 This signal has a weak internal pull-up.
 Note - The internal pull-up is disable after PLTRST# deasserts.
 Tying this strap low configures DM for ESI compatible operation.
 Note - ESI compatible mode is for server platform only.
 This signal should not be pulled low for desktop and mobile.

REQ# functionality is not available on Mobile
 GNT3# functionality is not available on Mobile



- Right Side pair top
- Right Side pair bottom
- Back Side
- AUX module (Removed)
- 2nd Mini Card (WLAN/WIMAX)
- 1st Mini Card (WWAN)
- 3rd Mini Card
- USH
- DOCK
- DOCK
- Express Card
- BlueTooth
- Camera
- LCD Touch or Nvidia 3D IR



A16 swap override Strap/Top-Block Swap Override jumper	
GNT3#	Low - A16 swap override/Top-Block Swap Override enabled High - Default

Ever Light Technology Limited


File: **09 - CBT 36 (USB, PCI, NVRAM)**

Size: Document Number

Date: Tuesday, January 27, 2010

Page: 9 of 24


COUGAR POINT (GPIO,VSS_NCTF,RSVD)




PLL ON DIE VR ENABLE
 ENABLED - HIGH (Ra UNSTUFFED) DEFAULT
 DISABLED - LOW (Ra STUFFED)

GPIO15 (SIO_EXT_WAKE#)
 Low - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality
 High - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality

FDI TERMINATION VOLTAGE OVERRIDE
 GPIO37 (FDI_OVRVLTG) LOW - Tx, Rx terminated to same voltage (DC Coupling Mode) DEFAULT



COGAR POINT (POWER)



Ever Light Technology Limited

File: 12 - CBT 67 (POWER)

Date: Tuesday, January 27, 2015

Page: 12 of 24

Cougar Point (GND)


AV1	VSS159	H45
AV2	VSS160	VSS259
AV3	VSS161	VSS260
AV4	VSS162	VSS261
AV5	VSS163	VSS262
AV6	VSS164	VSS263
AV7	VSS165	VSS264
AV8	VSS166	VSS265
AV9	VSS167	VSS266
AV10	VSS168	VSS267
AV11	VSS169	VSS268
AV12	VSS170	VSS269
AV13	VSS171	VSS270
AV14	VSS172	VSS271
AV15	VSS173	VSS272
AV16	VSS174	VSS273
AV17	VSS175	VSS274
AV18	VSS176	VSS275
AV19	VSS177	VSS276
AV20	VSS178	VSS277
AV21	VSS179	VSS278
AV22	VSS180	VSS279
AV23	VSS181	VSS280
AV24	VSS182	VSS281
AV25	VSS183	VSS282
AV26	VSS184	VSS283
AV27	VSS185	VSS284
AV28	VSS186	VSS285
AV29	VSS187	VSS286
AV30	VSS188	VSS287
AV31	VSS189	VSS288
AV32	VSS190	VSS289
AV33	VSS191	VSS290
AV34	VSS192	VSS291
AV35	VSS193	VSS292
AV36	VSS194	VSS293
AV37	VSS195	VSS294
AV38	VSS196	VSS295
AV39	VSS197	VSS296
AV40	VSS198	VSS297
AV41	VSS199	VSS298
AV42	VSS200	VSS299
AV43	VSS201	VSS300
AV44	VSS202	VSS301
AV45	VSS203	VSS302
AV46	VSS204	VSS303
AV47	VSS205	VSS304
AV48	VSS206	VSS305
AV49	VSS207	VSS306
AV50	VSS208	VSS307
AV51	VSS209	VSS308
AV52	VSS210	VSS309
AV53	VSS211	VSS310
AV54	VSS212	VSS311
AV55	VSS213	VSS312
AV56	VSS214	VSS313
AV57	VSS215	VSS314
AV58	VSS216	VSS315
AV59	VSS217	VSS316
AV60	VSS218	VSS317
AV61	VSS219	VSS318
AV62	VSS220	VSS319
AV63	VSS221	VSS320
AV64	VSS222	VSS321
AV65	VSS223	VSS322
AV66	VSS224	VSS323
AV67	VSS225	VSS324
AV68	VSS226	VSS325
AV69	VSS227	VSS326
AV70	VSS228	VSS327
AV71	VSS229	VSS328
AV72	VSS230	VSS329
AV73	VSS231	VSS330
AV74	VSS232	VSS331
AV75	VSS233	VSS332
AV76	VSS234	VSS333
AV77	VSS235	VSS334
AV78	VSS236	VSS335
AV79	VSS237	VSS336
AV80	VSS238	VSS337
AV81	VSS239	VSS338
AV82	VSS240	VSS339
AV83	VSS241	VSS340
AV84	VSS242	VSS341
AV85	VSS243	VSS342
AV86	VSS244	VSS343
AV87	VSS245	VSS344
AV88	VSS246	VSS345
AV89	VSS247	VSS346
AV90	VSS248	VSS347
AV91	VSS249	VSS348
AV92	VSS250	VSS349
AV93	VSS251	VSS350
AV94	VSS252	VSS351
AV95	VSS253	VSS352
AV96	VSS254	VSS353
AV97	VSS255	VSS354
AV98	VSS256	VSS355
AV99	VSS257	VSS356
AV100	VSS258	VSS357

AV1	VSS159	H45
AA17	VSS358	AK38
AA18	VSS359	AK39
AA19	VSS360	AK40
AA20	VSS361	AK41
AA21	VSS362	AK42
AA22	VSS363	AK43
AA23	VSS364	AK44
AA24	VSS365	AK45
AA25	VSS366	AK46
AA26	VSS367	AK47
AA27	VSS368	AK48
AA28	VSS369	AK49
AA29	VSS370	AK50
AA30	VSS371	AK51
AA31	VSS372	AK52
AA32	VSS373	AK53
AA33	VSS374	AK54
AA34	VSS375	AK55
AA35	VSS376	AK56
AA36	VSS377	AK57
AA37	VSS378	AK58
AA38	VSS379	AK59
AA39	VSS380	AK60
AA40	VSS381	AK61
AA41	VSS382	AK62
AA42	VSS383	AK63
AA43	VSS384	AK64
AA44	VSS385	AK65
AA45	VSS386	AK66
AA46	VSS387	AK67
AA47	VSS388	AK68
AA48	VSS389	AK69
AA49	VSS390	AK70
AA50	VSS391	AK71
AA51	VSS392	AK72
AA52	VSS393	AK73
AA53	VSS394	AK74
AA54	VSS395	AK75
AA55	VSS396	AK76
AA56	VSS397	AK77
AA57	VSS398	AK78
AA58	VSS399	AK79
AA59	VSS400	AK80
AA60	VSS401	AK81
AA61	VSS402	AK82
AA62	VSS403	AK83
AA63	VSS404	AK84
AA64	VSS405	AK85
AA65	VSS406	AK86
AA66	VSS407	AK87
AA67	VSS408	AK88
AA68	VSS409	AK89
AA69	VSS410	AK90
AA70	VSS411	AK91
AA71	VSS412	AK92
AA72	VSS413	AK93
AA73	VSS414	AK94
AA74	VSS415	AK95
AA75	VSS416	AK96
AA76	VSS417	AK97
AA77	VSS418	AK98
AA78	VSS419	AK99
AA79	VSS420	AK100
AA80	VSS421	AK101
AA81	VSS422	AK102
AA82	VSS423	AK103
AA83	VSS424	AK104
AA84	VSS425	AK105
AA85	VSS426	AK106
AA86	VSS427	AK107
AA87	VSS428	AK108
AA88	VSS429	AK109
AA89	VSS430	AK110
AA90	VSS431	AK111
AA91	VSS432	AK112
AA92	VSS433	AK113
AA93	VSS434	AK114
AA94	VSS435	AK115
AA95	VSS436	AK116
AA96	VSS437	AK117
AA97	VSS438	AK118
AA98	VSS439	AK119
AA99	VSS440	AK120
AA100	VSS441	AK121
AA101	VSS442	AK122
AA102	VSS443	AK123
AA103	VSS444	AK124
AA104	VSS445	AK125
AA105	VSS446	AK126
AA106	VSS447	AK127
AA107	VSS448	AK128
AA108	VSS449	AK129
AA109	VSS450	AK130
AA110	VSS451	AK131
AA111	VSS452	AK132
AA112	VSS453	AK133
AA113	VSS454	AK134
AA114	VSS455	AK135
AA115	VSS456	AK136
AA116	VSS457	AK137
AA117	VSS458	AK138
AA118	VSS459	AK139
AA119	VSS460	AK140
AA120	VSS461	AK141
AA121	VSS462	AK142
AA122	VSS463	AK143
AA123	VSS464	AK144
AA124	VSS465	AK145
AA125	VSS466	AK146
AA126	VSS467	AK147
AA127	VSS468	AK148
AA128	VSS469	AK149
AA129	VSS470	AK150
AA130	VSS471	AK151
AA131	VSS472	AK152
AA132	VSS473	AK153
AA133	VSS474	AK154
AA134	VSS475	AK155
AA135	VSS476	AK156
AA136	VSS477	AK157
AA137	VSS478	AK158

Ever Light Technology Limited

File: 13 - CBT 77 (GND)


Date: Thursday, January 27, 2011 Page: 15 of 24



DDR3 Length Matching Formulas		
Signal Group	Mn Length	Max Length
Control-to-Clock	Clock - 0.5"	Clock - 0.0"
Command-to-Clock	Clock - 0.5"	Clock - 0.5"
Strobe-to-Clock	Clock - 0.5"	Clock - 1.0"
Data-to-Strobe (per byte lane)	Strobe - 20 mils	Strobe + 20 mils

CHA_DIMM1_TOP_SIDE


JDIMM1 is RVS type,(H=100)



	SA1	SA0
CHAD	0	0
CHAT	0	1
CHBO	1	0
CHBT	1	1

+1.5V_SUS decoupling caps be located at the VDD pins of each SO-DIMM connector in the vicinity of the CMD, Clock and Control signals. These capacitors should be placed on the same side of the motherboard as the SO-DIMM connector

Place these Caps near So-DimmA.




Ever Light Technology Limited

15 - SODIMM-204P-A1		
Rev	Document Number	Rev A
1	15001	1
Date	Thursday, January 27, 2011	Sheet 14 of 84



DDR3 Length Matching Formulas		
Signal Group	Min Length	Max Length
Control-to-Clock	Clock - 0.5"	Clock - 0.0"
Command-to-Clock	Clock - 0.5"	Clock - 0.5"
Strobe-to-Clock	Clock - 0.5"	Clock - 1.0"
Data-to-Strobe (per byte lane)	Strobe - 20 mils	Strobe + 20 mils

CHA_DIMMO_BOT_SIDE




JDIMM2 is RV5 type.

0510GC: CIS OK



	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1

+1.5V SDRAM decoupling caps be located at the VDD pins of each SO-DIMM connector in the vicinity of the CMD, Clock and Control signals. These capacitors should be placed on the same side of the motherboard as the SO-DIMM connector.




Ever Light Technology Limited

File: **14 - SODIMM-204P-A0**

Rev: 1A


Date: Thursday, January 27, 2011 Page: 15 of 24



CHB_DIMM1_TOP_SIDE


JDIMM3 is RVS type.
0526GC: change to RVS type

DDR3 Length Matching Formulas		
Signal Group	Min Length	Max Length
Control-to-Clock	Clock - 0.5"	Clock - 0.0"
Command-to-Clock	Clock - 0.5"	Clock - 0.5"
Strobe-to-Clock	Clock - 0.5"	Clock - 1.0"
Data-to-Strobe (per byte lane)	Strobe - 20 mils	Strobe + 20 mils




SA1	SA0
CHA0	0 0
CHA1	0 1
CHB0	1 0
CHB1	1 1

+1.5V_SUS decoupling caps be located at the VDD pins of each SO-DIMM connector in the vicinity of the CMD, Clock and Control signals. These capacitors should be placed on the same side of the motherboard as the SO-DIMM connector.




DDR3 Length Matching Formulas		
Signal Group	Min Length	Max Length
Control-to-Clock	Clock - 0.5"	Clock - 0.0"
Command-to-Clock	Clock - 0.5"	Clock - 0.5"
Strobe-to-Clock	Clock - 0.5"	Clock - 1.0"
Data-to-Strobe (per byte lane)	Strobe - 20 mils	Strobe + 20 mils

CHB_DIMM0_BOT_SIDE




JDIMM4 is STD type.

Q510GC: CIS OK




+1.5V_SUS decoupling caps be located at the VDD pins of each SO-DIMM connector in the vicinity of the CMD, Clock and Control signals. These capacitors should be placed on the same side of the motherboard as the SO-DIMM connector.




M1: Fixed SO-DIMM VREF_DQ (Default)


M2: Programmable SODIMM VREFDQ




For CH A SO-DIMM VREF_DQ





For CH B SO-DIMM VREF_DQ



For CH A SO-DIMM VREF_CA




For CH B SO-DIMM VREF_CA




www.vinafix.vn

4 Lane eDP











Pin 44 +3.3V_RUN is for 10 bit DB only.
For 3D Panel is NC.






Placement sequence.
Connector -> R811 -> D47 -> R1087 -> MXM

LVDS MUX for Panel








LVDS
0817GC: Need to update CIS.





For Nvidia 3D IR: USB13 and +5V_RUN.
For Touch screen: USB13, +3.3V_SUS and TOUCH_SCREEN_PD#








Display Port



0524GC: CIS OK



Ever Light Technology Limited



File: 22 - Display Port & Fe Driver

Size: Document Number

Date: Tuesday, January 27, 2015

Page: 25 of 24

CRT



Truth table

	A-->Port 1	B-->Port 1	A-->Port 2	B-->Port 2
S01(S11 (CRT_SWITCH))	0	0	1	1
S10 (DGPU_SELECT#)	0	1	0	1
S00 (EDID_SELECT#)	0	1	0	1





Ever Light Technology Limited

File: **23 - CRT & MUX**



Size: Document Number
Thunder

Rev: 1A

Date: Thursday, January 27, 2011 10:00 AM Page: 25 of 24



TO MB HDMI Conn



Ever Light Technology Limited

File: **24 - MUX for HDMI**




Size: Document Number


Revision: Thunder

Date: Thursday, January 27, 2011

Page: 25 of 24


HDMI CONN








Second HDD

HDD Connector





HDD POWER




HDD Connector



Main HDD



SATA3 Re-Driver For main HDD



ODD Connector




Ever Light Technology Limited



File: **28 - 17" HDD, ODD, G-SENSOR**

Rev: 1A


Date: Tuesday, January 27, 2015 Page: 28 of 84

		Ever Light Technology Limited	
File		29 - 15" HDD, ODD, G-SENSOR	
Size	Document Number	Rev	
	Thunder	1A	
Date		Thursday, January 27, 2011	
Sheet		29 of 24	


USB Power






USB(Back Side) USB+eSATA



Note:
 1. Every Power trace (3.3V, 1.05V, A3.3V, 1.2V, 5V, VCCCH1-2) should be broad.
 2. 2nd layer of this entire circuit should be grounded.
 3. Every high speed signal trace (USB, PCIe, PCI Express), should be wide as shorty as possible.
 4. Capacitors C105-113 should be located next to U1, and connected to GND tightly - by tracing shorty and broadly.
 5. For signal traces, routing priority is as follows:
 USB SS > PCI Express > SATA > USB HS > (DDR > Ether > PCI, SATA & Other legacy)
 6. If any crossing for every trace except ground.
 7. Sufficient area of ground plane between each other should be put.
 8. Follow the basic of transmission trace pair when routing any signal trace.
 9. Remove any impament or discontinuity.
 10. Keep same level for each other.
 11. Keep same width and spacing.
 For more information please refer to USB3.0 Board Design Guide in design kit.





- (10) U14_PCIE_USB30
- (10) CLK_PCIE_USB30#
- (10) PCIE_P0X_USB30TX_P4_C
- (10) PCIE_P0X_USB30TX_P4
- (10) PCIE_P0X_USB30RX_P4_C
- (10) PCIE_P0X_USB30RX_P4
- (10) PCIE_P0X_USB30RX_P4_2
- (9, 9, 19, 49, 55) PCH_FLTRET1#
- (13, 33, 34, 40, 50) PCIE_WAN#0#
- (16) USB30CLK_REF0
- (8) USB30_SMB#



USB3.0 Trace need routing 90-ohms Diff

USB3.0 Trace need routing 90-ohms Diff














Ever Light Technology Limited

File: **30 - NEC USB 3.0 Chip & Power**








Size: Document Number: Thunder

Date: Thursday, January 27, 2011


Page: 31 of 34



2nd MiniCard connector (WLAN, half size) MiniCard WLAN connector








3rd MiniCard connector (Flash, half size)
MiniCard connector




		Ever Light Technology Limited	
File 35 - 15' WIAN SMARK			
Size	Document Number	Rev	TA
Date: Thursday, January 27, 2011		Sheet 35 of 35	

MiniCard WWAN connector



Monitor Charger current





RESISTOR (5%)	SMBUS ADDRESS	RESISTOR (5%)	SMBUS ADDRESS
0	1001_1000(r/w)	1600	0101_0000(r/w)
100	1001_1010(r/w)	2000	0101_0010(r/w)
180	1001_1100(r/w)	2700	0101_0100(r/w)
300	1001_1110(r/w)	3600	0101_0110(r/w)
430	1001_0000(r/w)	5600	0101_1000(r/w)
560	1001_0010(r/w)	9100	0101_1000(r/w)
750	1001_0100(r/w)	20000	0101_1010(r/w)
1270	1001_0110(r/w)	Open	0111_0000(r/w)

U84

U83

Monitor PWR_SRC_MXM





Cap Value (C744)	Resistor Value (R663) +/- 5%	System
4700PF	240K	Brooks 15
4700PF	130K	Brooks 17
4700PF	62K/33K	Brooks 15 to 10 BIT
4700PF	8.2K/4.3K	Brooks 17 to 10 BIT
4700PF	2K	
4700PF	1K	

Ever Light Technology Limited

File: 38 - 810 (MEC5055)

Doc: Document Number: Thruout

Date: Tuesday, January 27, 2015


Page: 35 of 44

R709 and R711 are not required if MEC5055's I2S block is disabled in firmware. (if MEC5055's I2S Function is enabled, then the pull down is required, 5055's I2S 000 controller is default disabled)

For X1016 & X1012 - pop for 3055 de-pop for 3048

R702, R703, R704, R705, R706, R707, R708, R709, R710, R711, R712, R713, R714, R715, R716, R717, R718, R719, R720, R721, R722, R723, R724, R725, R726, R727, R728, R729, R730, R731, R732, R733, R734, R735, R736, R737, R738, R739, R740, R741, R742, R743, R744, R745, R746, R747, R748, R749, R750, R751, R752, R753, R754, R755, R756, R757, R758, R759, R760, R761, R762, R763, R764, R765, R766, R767, R768, R769, R770, R771, R772, R773, R774, R775, R776, R777, R778, R779, R780, R781, R782, R783, R784, R785, R786, R787, R788, R789, R790, R791, R792, R793, R794, R795, R796, R797, R798, R799, R800, R801, R802, R803, R804, R805, R806, R807, R808, R809, R810, R811, R812, R813, R814, R815, R816, R817, R818, R819, R820, R821, R822, R823, R824, R825, R826, R827, R828, R829, R830, R831, R832, R833, R834, R835, R836, R837, R838, R839, R840, R841, R842, R843, R844, R845, R846, R847, R848, R849, R850, R851, R852, R853, R854, R855, R856, R857, R858, R859, R860, R861, R862, R863, R864, R865, R866, R867, R868, R869, R870, R871, R872, R873, R874, R875, R876, R877, R878, R879, R880, R881, R882, R883, R884, R885, R886, R887, R888, R889, R890, R891, R892, R893, R894, R895, R896, R897, R898, R899, R900, R901, R902, R903, R904, R905, R906, R907, R908, R909, R910, R911, R912, R913, R914, R915, R916, R917, R918, R919, R920, R921, R922, R923, R924, R925, R926, R927, R928, R929, R930, R931, R932, R933, R934, R935, R936, R937, R938, R939, R940, R941, R942, R943, R944, R945, R946, R947, R948, R949, R950, R951, R952, R953, R954, R955, R956, R957, R958, R959, R960, R961, R962, R963, R964, R965, R966, R967, R968, R969, R970, R971, R972, R973, R974, R975, R976, R977, R978, R979, R980, R981, R982, R983, R984, R985, R986, R987, R988, R989, R990, R991, R992, R993, R994, R995, R996, R997, R998, R999, R1000

Cap Value (C755)	Resistor Value (R725) +/- 5%	Board Var
4700PF	240K	SSS (X00)
4700PF	130K	PT (X01)
4700PF	62K/33K	ST (X02)
4700PF	8.2K/4.3K	QT(A00)
4700PF	2K	(X04)
4700PF	1K	







- R727 100K +/-5% SLICE BAT_PRES#
- R728 10K +/-5% PCIE_WAKE#
- R729 10K +/-5% CONN_CBL_DET#
- R730 100K +/-5% RUN_CBL_DET#
- R731 100K +/-5% CPU_DETECT#
- R732 100K +/-5% TP_DET#
- R733 10K +/-5% USB_SIDE_EN#
- R734 10K +/-5% ESATA_USB_PWR_EN#
- R735 100K +/-5% DGPIU_PWR_LEVEL
- R736 100K +/-5% WIRELESS_ON/OFF
- R737 100K +/-5% D_CLKRUN#
- R738 100K +/-5% D_DLRDR#
- R739 100K +/-5% D_SERIRQ#
- R740 100K +/-5% DGPIU_ALERT#
- R741 100K +/-5% SP_TPM_LPC_EN
- R742 100K +/-5% PBATT_OFF
- R743 100K +/-5% SYS_LED_MASK#
- R744 10K +/-5% 0.75V_DOR_VTT_ON
- R745 100K +/-5% 0.75V_DOR_VTT_ON
- R746 100K +/-5% RUN_GFX_ON
- R747 100K +/-5% LCD_TST
- R748 100K +/-5% DGPIU_PWR_EN
- R749 100K +/-5% VGA_ID
- R750 100K +/-5% CPU_VTT_ON
- R751 100K +/-5% CPU_VTT_ON
- R752 100K +/-5% CPU_VTT_ON
- R753 100K +/-5% CPU_VTT_ON
- R754 100K +/-5% CPU_VTT_ON
- R755 100K +/-5% CPU_VTT_ON
- R756 100K +/-5% CPU_VTT_ON
- R757 100K +/-5% CPU_VTT_ON
- R758 100K +/-5% CPU_VTT_ON

(24) CRT_SWITCH
 (65) DDR_1.5V_CNTRL#
 (54) MCARD_MISO_PWREN
 (18) CONN_CBL_DET#
 (19) CONN_CBL_DET#
 (19,21,33,34,65) PCIE_WAKE#
 (19) DGPIU_PWR_LEVEL
 (6) USB_SIDE_EN#
 (8) EN_DR_HS_CODECS#
 (5) USB_PWR_STATE#
 (7) EN_DOCK_PWR_SAM
 (2) PANEL_BKEN_EC
 (7) ENWRD_PCH
 (20,22) LCD_TST
 (6) PRD_DISABLE#
 (6) PRAT_PRES#
 (2) DOCK#
 (27) DOCK_DET#
 (8) ADR_HS_MUTE#
 (38) MCARD_WWAN_PWREN
 (26) LCD_VOC_TEST_EN#
 (22) DOCK_OFF
 (8) ADR_HS_SENSE
 (30) ESATA_USB_PWR_EN#
 (37) NVRAM_PWR_EN
 (74) PBATT_OFF#
 (27,57,74) SLICE_BAT_PRES#
 (18) DGPIU_PWR_EN
 (4,6) MCARD_CTRL#
 (6,5) DDR_1.5V_CNTRL1
 (44) VOL_MUTE_LED#
 (44) NLM_LED#
 (37) MCARD_PCIE_SATA#
 (7) CPU_DETECT#
 (18) DGPIU_PWR_EN
 (18) DGPIU_ALERT#
 (28) ZOOD_WAKE#
 (5) BCM582_ALERT#
 (7) SASADAP#
 (24) BDD_SELECT#
 (11,18) DGPIU_PWR_ON
 (19) RUN_GFX_ON
 (6,11) SLP_ME_CS_W_DEV#
 (49) LAN_DISABLE#_R
 (4) SYS_LED_MASK#
 (38) DNR_USB_SYS_PWR_ALERT#
 (1) SIO_EXT_WAKE#
 (7) PCH_PCIE_WAKE#
 (3) WLAN_RADIO_DSG#
 (44) WIRELESS_ON/OFF
 (2) BT_RADIO_DSG#
 (3) WWAN_RADIO_DSG#
 (6,7) SLP_PWRCK#
 (2,22,24) DGPIU_SELECT#
 (6) CPU_VTT_ON
 (7) PCH_DNRWCK#


VGA_ID
 1 = DMA
 0 = D15/SSGx

ME_FWP_PCH has internal 20K PD.




Ever Light Technology Limited
 File: 39 - SIO (ECES048)
 Rev: 1A
 Date: Thursday, January 27, 2011
 Sheet: 45 of 84

TP Module




0524GC: CIS OK



Keyboard Module



1116 update to CIS




For AUX Module Conn

Remove AUX Module


7.





HDD




BREATH PWRLD




WWAN/WLAN




BT






Num Lock



Wireless ON/OFF switch



Charge




Ever Light Technology Limited

File: **44 - LED+Control, Wirele**

Rev	1A
Doc Number	Thunder
Date	Thursday, January 27, 2011
Page	44 of 84

DS_0412: should be on touch Pad module.




Put A close to Guardian.
Put B close to Diode Q
Place Q under CPU for OTP sensor.

Put A close to Guardian.
Put B close to Diode Q
Put Q on the Bot side of ??? for Skin temperature.

Put A close to Guardian.
Put B close to Diode Q
Place Q under Butterfly's CH A (BOT side).

Put A close to Guardian.
Put B close to Diode Q
Place Q under Stack_SODIMM on TOP side.

Put A close to Q



OTP temperature 88C



Vset resistor setting

Temp (degree C)	Rset (ohm)
85	787
86	845
87	909
88	953


Thermal Sensor Location

CH NO.	Device
D1	OTP
D2	SKIN (BOT)
D3	Docking (BOT)
D4	Butterfly DIMM 1 (BOT)
D5	TOP DIMM (stack)
D8	Butterfly DIMM 2 (BOT)
REST	NO USE

Pull-up Resistor on ADDR.MODE/EN mode	For Remotel mode	SMBUS Address
<=4.7K	2N3904	2F(1w)
10K	2N3904	2E(1w)
18K	Thermistor	2F(1w)
>=33K	Thermistor	2E(1w)



CPU Fan.



GFX Fan

Ever Light Technology Limited

File: 45 - Thermal 4002 & FAN v 2

Size: Document Number


Thunder

Rev: 1A



Date: Thursday, January 27, 2011

Page: 45 of 84

 Ever Light Technology Limited	
File 47 - AUDIO(92HD80B)+SPK+JACK	
Size	Document Number
14	Thunder
Date	Thursday, January 27, 2011
Sheet	47 of 84




No need for Intel LAN



LAN Switch table

DOCKED(SEL)	LOM signals	LED SIGNALS	Switch
L	Ax to Bx	LED Ax to LED Bx	MB
H	Ax to Cx	LED Ax to LED Cx	DOCK

Need to update PN.



Ever Light Technology Limited




File: **49 - RJ45-MID, MUX Switch**

Size: Document Number: Thunder Rev: 1A




Date: Thursday, January 27, 2011 Page: 55 of 84

		Ever Light Technology Limited	
File: 52 - 15" 1394 Conn			
Size:	Document Number:	Rev:	1A
	43000		
Date: Thursday, January 27, 2011		Sheet:	65 of 64

 Ever Light Technology Limited	
File: 53 - 17" 1394 Conn+ Power	
Size: Document Number	Rev: 1A
Thumbnail	
Date: Thursday, January 27, 2011	Sheet: 54 of 54





DS_0413: Low active




REV: H
 UPEK(TCEFA1FH011) Module
 Pin-1: VCC(3.3V)
 Pin-2: (NC)
 Pin-3: USBD-
 Pin-4: USBD+
 Pin-5: nRESET
 Pin-6: GND

ST_M4SP16-VMW6TG
 ATMEL_AT45DB1610-SU-SL955








Ever Light Technology Limited

Title	PW_Dcin & Batt		
Size	Document Number		Rev
	Brook		1A
Date:	Thursday, January 27, 2011	Sheet	62 of 84



Ever Light Technology Limited


Charger (SL6873HWZ)

Docu No: Brooks

Rev: 1A

Issue Date: 27/01/2018


+5V_ALW / +3.3V_ALW POWER SUPPLY



TON=OPEN
5V:Fsw=400KHZ
3V:Fsw=300KHZ
SKIP#=VCC=>Forced-PWM mode
SKIP#=REF=>Ultrasonic mode
SKIP#=GND=>Pulse-skipping mode


Ever Light Technology Limited
PW_SYSTEM(MAX17020)
Brooks
 Date: Thursday, January 27, 2011 Page: 54 of 64

+1.8V_RUN POWER SUPPLY



Variant Name: **Ever Light Technology Limited**
PW_SW_+1.8V(TPSS1311)
 DocuPart Number: **3700036**
 Date: **Thursday, January 27, 2011**

Sheet	of 54
-------	-------




TDC : 4.2A
DCP : 6.46A

VCCSA_CNTRL1	VCCSA_CNTRL0	+VCCSA	
LOW	NC	0.904V	
HIGH	NC	0.803V	

Ever Light Technology Limited

+0.85V(V7355)

Doc: Account Number:
 Date: Thursday, January 29, 2011 11:00 AM Page 87 of 88



TDC : 6A
OCP : 5.2A


Ever Light Technology Limited

File: **PW_+1.05V_VTT(SH1003055R1WR)**

Size: **Brooks**

Date: **Thursday, January 27, 2011**

Sheet: **08** of **04**



TDC : 4.2A
OCP : 6.46A

+1.05V_M

PL-2819232_NC

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

PR169
10k NC
+5%

Ever Light Technology Limited

File: **PW_+1.05VM(V355)**

Size: **Brooks**

Date: **Thursday, January 27, 2011**

Sheet **03** of **04**

Rev: **1A**

D

D

C

C

B


B


A

A


Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<Rev Co
Date: Thursday, January 27, 2011		Sheet 70 of 84

IMVP7 CPU/GPU VCORE REGULATOR






+1.5V_RUN POWER SUPPLY



<Variant Name>



Ever Light Technology Limited

File	PW_SW_+1.8V(TPS51311)	
Size	Document Number	Rev
	Brooks	1A
Date:	Thursday, January 27, 2011	Sheet 73 of 84

5

4

3

2

1

D

D

C

C

B

B

A

A

		Ever Light Technology Limited	
File		+12V_1394(MAX688)	
Size	Document Number	Rev	
	Brooks	1A	
Date: Thursday, January 27, 2011		Sheet	75 of 84
		1	

5

4


3

2

1


+3.3V_SUS

+1.05V_USB3.0








Ever Light
Technology Limited


Title		
+1.05V_USB3.0		
Size	Document Number	Rev
	Brooks	1A
Date:	Thursday, January 27, 2011	Sheet 76 of 84



Need to update 3D.





		Ever Light Technology Limited	
File: 73 - Power Sequency Diagram			
Size:	Document Number:	Rev:	1A
	Thunder		
Date: Thursday, January 27, 2011		Sheet: 05 of 05	

POWER STATES

State	Signal	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	SLP M#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0		HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M1		LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to HDD) / M1		LOW	LOW	HIGH	LOW	HIGH	ON	ON	OFF	OFF	OFF
S5 (Soft off) / M1		LOW	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF		LOW	HIGH	HIGH	HIGH	LOW	ON	ON	ON	OFF	OFF
S4 (Suspend to HDD) / M-OFF		LOW	LOW	HIGH	LOW	LOW	ON	OFF	OFF	OFF	OFF
S5 (Soft off) / M-OFF		LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

Power Plane	State	+15V_ALW +5V_ALW +3.3V_ALW_PCH +3.3V_RTC_LDO	+3.3V_SUS +1.5V_MEM	+5V_RUN +3.3V_RUN +1.8V_RUN +1.5V_RUN +0.75V_DDR_VTT +VCC_CORE +1.05V_RUN_VTT +1.05V_RUN	+3.3V_M +1.05V_M	+3.3V_M +1.05V_M (M-OFF)
S0	ON	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF	OFF
S5 S4/AC doesn't exist	OFF	OFF	OFF	OFF	OFF	OFF

USB PORT#	DESTINATION
0	Right Side top
1	Right Side bot
2	Back Side
3	NC
4	2nd Mini Card (WLAN/WIMAX)
5	1st Mini Card (WWAN)
6	3rd Mini Card
7	USH
8	DOCKING
9	DOCKING
10	Express Card
11	BlueTooth
12	Camera
13	LCD Touch or Nvidia 3D IR

USH	0	BTO
	1	NC

PCI EXPRESS	DESTINATION
Lane 1	1st Mini Card WWAN
Lane 2	2nd Mini Card WLAN
Lane 3	Express Card
Lane 4	USB 3.0
Lane 5	3rd Mini-Card
Lane 6	4th Mini-Card
Lane 7	LAN
Lane 8	Card Reader

SATA	DESTINATION
SATA 0	HDD 1st
SATA 1	HDD 2nd
SATA 2	MINI CARD
SATA 3	ODD
SATA 4	E-SATA
SATA 5	Docking

MXM Graphics Module	MXM PORT	CONNECTION
	PORT A	MB DP Port
	PORT B	DOCK DP2
	PORT C	DOCK DP1 and MB HDMI
	PORT D	eDP Panel