


JW6/7 DIS/UMA (14",15") Ultra Intel Chief River Platform Block Diagram





PCB 6L STACK UP	PCB 8L STACK UP
LAYER 1 : TOP	LAYER 1 : TOP
LAYER 2 : SGND	LAYER 2 : SGND
LAYER 3 : IN1(High)	LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)	LAYER 4 : IN2(Low)
LAYER 5 : SVCC	LAYER 5 : SGND2
LAYER 6 : BOT	LAYER 6 : SVCC
	LAYER 7 : SGND3
	LAYER 8 : BOT


- Power Source**
- O2Micro OZ8681**
System Charge Power (+BATCHG)
 - P2806**
System Discharge Power (+1.5V/+3V/+5V)
 - Ricktek RT8205**
System Power (+3VPCU/+5VPCU/+3VSS/+5VSS)
 - NCP6132/NCP5911/RT8209/G9334**
Processor Power (+VCC_CORE/+1.05_VTT/+VCCSA)
 - Richtek RT8207**
System Memory Power (+1.5VSUS/+0.75V_DDR_VTT)
 - Richtek RT8209/RT9025**
PCH Power (+1.05/+1.8V)
 - O2Micro OZ8122**
DGPU Power (+VGACORE/+3.3V_GFX/+1.8_VGA/+1.5_GFX/+1.05_GFX)




Ivy Bridge Processor (DDR3)










System PWR_OK(CLG)

PD Res place close to PCH


PCH to Res routing 50 ohm Impedance.

Res to connector filter routing 37.5ohm Impedance.

The diagram shows a common ground symbol on the left. Three horizontal lines branch off to the right, each containing a resistor symbol. Above the top resistor is the label 'R148', and below it is '150F 4'. To the right of the resistor is the label 'CRT_BLUE'. The middle resistor is labeled 'R147' above and '150F 4' below, with 'CRT_GREEN' to its right. The bottom resistor is labeled 'R146' above and '150F 4' below, with 'CRT_RED' to its right.





Cougar Point/Panther Point (HDA, JTAG, SATA)




HDD0 (SATA3 6.0Gb/s)
mSATA (SATA3 6Gb/s)

DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.




HDA Bus(CLG)



Vender	Size	P/N
EON	2MB	AKE38ZN0Q00 (EN25QH16-104HIP)
AMIC	2MB	AKE38ZN0802 (A25LQ16M-F/Q)
Socket		DG008000031

PCH SPI ROM(CLG)



PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V ₀ R286 *1K/F 4 SPKR
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	+3V ₀ R121 *1K/F 4 PCI_GNT3# (8)
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V ₀ R223 330K 4 PCH_INVRMEN
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R177 *1K/F 4 ACZ_SDOUT ACZ_SDOUT (29)
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	Need external pull-down for LPC BIOS Default weak pull-up on GNT0/1#	R121 *1K/F 4 BBS_BIT0
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		R126 *1K/F 4 BBS_BIT1 (8)
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
INV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V ₀ R262 *1K/F 4 INV_ALE (8)
DF_TVS	DMI and FDI Tx/Rx Termination Voltage	PWROK	weak pull-down 20kohm	+1.8V ₀ R479 2.2K 4 R477 1K/F 4 DF_TVS (9) H_SNB_IVB# (2)
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V _{SS0} R186 1K/F 4 ACZ_SYNC
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	Rising edge of PWROK	1 = Override 0 = Default (weak pull-down 20K)	+3V _{SS0} R182 *1K/F 4 ACZ_SDOUT

PROJECT : JW6/7
Quanta Computer Inc.

Size Custom Document Number
PCH 2/6 (HDA/RTC/SATA/SPI)

Date: Friday, May 11, 2012 Sheet 7 of 42

Cougar Point/Panther Point (GPIO,VSS_NCTF,RSVD)



OPTIMUS POWER control pin	
DGPU_PWROK	GPIO17
DGPU_HOLD_RST#	GPIO24
DGPU_PWR_EN	GPIO36


BOARD_ID[3:0] Model Name

0000	QLGA
0001	TWC
0010	JW2
0011	TBD
0100	LG3
0101	LG5
0110	LG2C
0111	LG4C
1000	TBD
1001	JW6/JW7
1010	JW3
1011	JW6H/JW6L
1100	JW3H


Chief River BOARD ID SETTING

BOARD_ID0	GPIO44	MODEL BIT0
BOARD_ID1	GPIO71	MODEL BIT1
BOARD_ID2	GPIO46	MODEL BIT2
BOARD_ID3	GPIO34	MODEL BIT3
BOARD_ID4	GPIO35	Reserve and pull low
BOARD_ID5	GPIO69	HM77=0, HM70=1
DGPU_PRST	GPIO39	Optimus=1, UMA=0
DGPU_OPT_DIS#	GPIO70	Optimus=0, Dis only=1


20110816 Define BRD_ID[3:0]



MFG-TEST



GPIO Pull-up/Pull-down(CLG)



Intel ME Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default)
High = Enable

BIOS RECOVERY High = Disable (Default)
Low = Enable

SV_SET_UP
High = Strong (Default)

TEST DETECT
Low = Default

SATA2GP/GPIO36 Reserved only


FDI TERMINATION VOLTAGE OVERRIDE Reserved only

(6,7,8,10,12,13,14,18,21,22,23,24,25,27,28,29,30,35,37,39,41)
(6,7,8,10,21,26,27,29,30,32,35,36,38,41)


PROJECT : JW6/7
Quanta Computer Inc.

Size Custom Document Number PCH 4/6 (GPIO)
Date: Tuesday, May 15, 2012 Sheet 9 of 42

Cougar Point/Panther Point (POWER)







Cougar Point/Panther Point (POWER)




Cougar Point/Panther Point (GND)

Cougar Point/Panther Point (GND)





sualaptop365.edu.vn



sualaptop365.edu.vn







Table 3-8. N11x Reset Requirements for PCI Express 2.0

Constraint Parameter	Requirement	Notes
T_{FVPERL_G}	$T_{FVPERL_G} \geq 1\mu s$	
$T_{FPERY_CLK_G}$	$T_{FPERY_CLK_G} \geq 1T_{REF_CLK}$	


Power up sequence




PEX_RST timing



 NB5	PROJECT : JW6/7 Quanta Computer Inc.		
	Size A3	Document Number DGPU 1/5 (PEG)	Rev A
Date: Fri May 11, 2012		Sheet 14 of 42	





sualaptop365.edu.vn




PROJECT : JW6/7
Quanta Computer Inc.

Size	Custom	Document Number	DGPU 2/5 (Memory)	Rev	A
Date:	Friday, May 11, 2012	Sheet	15of	42	

(14,15,18,38) +1.05V_GFX
(14,17,18,37,38) +3V_GFX

0824 Update Symbol



PROJECT : JW6/7

Quanta Computer Inc.

Size A3	Document Number DGPU 3/5 (Display)	Rev A
Date: Friday, May 11, 2012		Sheet 16 of 42


Net name	N13M-GE2	N13P-GS(QS)
ROM_SI		
ROM_SO	PD 10K	PU 10K
ROM_SCLK	PD 15K	PU 5K
STRAP0	PU 45K	PU 45K
STRAP1	PD 45K	PD 5K
STRAP2	PU 15K	PD 15K
STRAP3	UN-STUFF	PD 5K
STRAP4	UN-STUFF	PD 45K

Net name	N13P-GL
ROM_SI	
ROM_SO	PD 10K
ROM_SCLK	PD 15K
STRAP0	PU 45K
STRAP1	PD 5K
STRAP2	PU 10K
STRAP3	UN-STUFF
STRAP4	UN-STUFF

For N13M-GE2
ROM_SO PD 10K
ROM_SCLK PD 15K


For N13P-GS
ROM_SO PU 10K
ROM_SCLK PU 5K

N13M-GE2-A1 ID:0X0DEA
N13P-GS ID:0X0FD2
N13P-GL-A1 ID:0X0DE9




Logical Strap Bit Mapping

	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



VID 0 0 0 0 1 1 0 ---> 0.9V
VID 0 0 1 1 0 1 0 ---> 0.95V



Default: Hynix VRAM

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	1001
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	0011
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	0111
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	XXXX
STRAP4	RESERVED	PCI_SPEED_CHANGE_GEN3	PCI_MAX_SPEED	DP_PLL_VDD33	XXXX

	N13M-GE2	N13P-GS
Ra	Un-Stuff	Stuff
Qa	Stuff	Un-Stuff





For N13M-GE2, N13M-GS (QS)
Default : 2G Samsung


VRAM Configuration Table

ROM_SI	1G Hynix 64Mx16 -->15K PD
	1G Samsung 64Mx16 -->20K PD
	2G Hynix 128Mx16 -->35K PD
	2G Samsung 128Mx16 -->45K PD


GPIO ASSIGNMENTS

GPIO	I/O	PIN	USAGE
0	OUT	GPU_VID4	GPU CORE_VDD VID4
1	OUT	GPU_VID3	GPU CORE_VDD VID3
2	OUT	LCD_BL_PWM	LCD BACKLIGHT PWM
3	OUT	LCD_VCC	PANEL POWER ENABLE
4	OUT	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	OUT	GPU_VID1	GPU CORE_VDD VID1
6	OUT	GPU_VID2	GPU CORE_VDD VID2
7	OUT	3D VISION	3D VISION LEFT/RIGHT VISION
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	OUT	MEM VREF	MEMORY VREF CONTROL
11	OUT	GPU_VID0	GPU CORE_VDD VID0
12	IN	PWR_LEVEL	Power Detect ,HIGH=AC, LOW=DC
13	OUT	GPU_VID5	GPU CORE_VDD VID5
14	IN	HPD_AB	HOT PLUG DETECT FOR IFPAB
15	IN	HPD_C	HOT PLUG DETECT FOR IFPC
16	OUT	MEM VDD	MEMORY VDD CONTROL
17	IN	HPD_D	HOT PLUG DETECT FOR IFPD
18	IN	HPD_E	HOT PLUG DETECT FOR IFPE
19	IN	HPD_F	HOT PLUG DETECT FOR IFPF
20/21		RESERVE	








PLACE UNDER GPU



PLACE NEAR GPU



for meet Power down sequence for +3V_GFX



sualaptop365.edu.vn

(6,7,8,9,10,12,13,14,21,22,23,24,25,27,28,29,30,35,37,39,41)

(37) +VGACORE
(14,15,16,38) +1.05V_GFX
(15,19,20,38) +1.5V_GFX
(14,16,17,37,38) +3V_GFX
(14,16,17,37,38) +3V




PROJECT : JW6/7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DGPU 5/5 (Power/Ground)	A
Date: Friday, May 11, 2012	Sheet	18 of 42

900MHz VRAM size:
 Samsung 64Mx16, P/N = AKD5EGGT500
 Samsung 128Mx16, P/N = AKD5MGWT500
 Hynix 64Mx16, P/N = AKD5LZWT02
 Hynix 128Mx16, P/N = AKD5MGWT00

CHANNEL A: 256MB/512MB DDR3




Fermi : Change to 160 ohm
 1 : CS11602JB00 , RES CHIP 160 1/16W +-5%(0402)
 2 : CS11622FB07 , RES CHIP 162 1/16W +-1%(0402)

Fermi : Change to 160 ohm
 1 : CS11602JB00 , RES CHIP 160 1/16W +-5%(0402)
 2 : CS11622FB07 , RES CHIP 162 1/16W +-1%(0402)

(15,18,20,38) +1.5V_GFX

(15) VMC_DQ[63..0]
(15) VMC_DM[7..0]
(15) VMC_WDQS[7..0]
(15) VMC_RDQS[7..0]

CHANNEL B: 256MB/512MB DDR3





Fermi : Change to 160 ohm
1 : CS11602JB00 ,RES CHIP 160 1/16W +5%(0402)
2 : CS11622FB07 ,RES CHIP 162 1/16W +1%(0402)

Fermi : Change to 160 ohm
1 : CS11602JB00 ,RES CHIP 160 1/16W +5%(0402)
2 : CS11622FB07 ,RES CHIP 162 1/16W +1%(0402)







PROJECT : JW6/7
Quanta Computer Inc.








Size Custom Document Number DGPU Memory 2/2 (DDR3) Rev 1A
Date: Friday, May 11, 2012 Sheet 20 of 42


USB Camera Connector




Change from +5V to +3V












Rb	Stuff
La	No stuff
Lb	No stuff
C-group	No stuff
Ra	No stuff





EMI Solution

Please help to close to connector

SD_CMD C503 *5.6P/16V_4

SD_D0 C495 *5.6P/16V_4

SD_D1 C494 *5.6P/16V_4

SD_D2 C505 *5.6P/16V_4

SD_D3 C504 *5.6P/16V_4

SD_CLK C496 *5.6P/16V_4

CPU Bracket


The diagram illustrates the CPU bracket with various pins and their connections. The pins are labeled as follows:

- H11**: Connected to ***O-JW6-2**.
- H6**: Connected to ***INTEL-CPU-BKT3**.
- H10**: ***H-C315I158D118PN**
- H7**: ***H-C315I158D118P2**
- H3**: ***H-C315I158D118P2**
- H2**: ***H-C315I158D118P2**
- H4**: ***H-C315I158D118P2**
- PADI**: ***SPAD-RE17TX20NP**
- H13**: **MBUL1001010**
- H14**: **MBUL1001010**
- H16**: ***H-C276I190D150P2**
- H17**: ***H-C276I190D150P2**
- H18**: ***O-JW6-1**
- H12**: **H-C165D106P2**
- H15**: **H-TC106BC165D106PB**
- H9**: ***H-C315D315N**
- H1**: ***O-JW6-3**


Additional labels and notes include:

- WLAN NUT** (near H12 and H15)
- Add 20120220** (near H16 and H17)



14" Only





Green CLK Circuitry



USB3.0 X 1/USB2.0 COMBO




Keyboard Connector



P/N : DFFC25FR015

Charger USB

default: Auto-detect
Ios = 48000/RILIM0
high active




TPS2543/45 Control Truth Table

CTL1	CTL2	CTL3	ILIM_SEL	Charging Mode	Current Limit Setting	TPS2543 STATUS Output (active low)
0	0	0	1	Discharge	NA	off
0	0	1	1	DCP/auto	IOS_PW & ILIM_HI (1)	DCP load present
0	1	0	1	SDP	ILIM_HI	off
0	1	1	1	DCP/auto	ILIM_HI	DCP load present
1	1	0	1	SDP	ILIM_HI	off
1	1	1	1	CDP	ILIM_HI	CDP load present


(1) ILIM HI: 20K(R5233), 2.4A

Mini Card WLAN/BT(Optional)


EC debug pin




Support Wake Function(Reserve)



Mini Card Reset



Avoid leakage issue




LGE mini-pcie power status

WLAN	Bluetooth	+3V_WLAN_P
Radio-ON	Radio-ON	Power-ON
Radio-ON	Radio-OFF	Power-ON
Radio-OFF	Radio-ON	Power-ON
Radio-OFF	Radio-OFF	Power-OFF


For EMI Suggestion



LED Status



PIN19, 51




Left side Power Button Connector(1)

For CB

Pin1 : +3VPCU(LIDSWITCH PWR)
Pin2 : +3V
Pin3 : LIDSWITCH
Pin4 : GND
Pin5 : GND
Pin6 : POWERON#


20120507,MV
Change CN3/CN20#2 to +3V



Right side Power Button Connector(2)


For LG

Pin1 : +3VPCU(LIDSWITCH PWR)
Pin2 : +3V
Pin3 : LIDSWITCH
Pin4 : GND
Pin5 : GND
Pin6 : POWERON#




Touch Pad Connector

	R520	R521
CB:	V	X
LG:	X	V




Left Side FAN




Right Side FAN

Main




Bypass CAP c lose conn










SATA HDD Connector(Cable type)

sualaptop365.edu.vn


Mini PCI-E Card 2- Full size mSATA









TOP DC JACK
90W/4.75A



- (21,32,33,35,37,38,40,41) +VIN
- (41) +VAD
- (41) +VH2B
- (41) +VAD_1
- (7,21,26,27,28,29,32) +3VPCU




Kelvin Connections for the Current-Sense Resistors




Place this ZVS close to Far-Far away +VIN

EMI Suggestion




2012/3/14 update



Parallel routing

(29,30) MBDATA
(29,30) MBCLK

include charger boost function




For shipmode


2012/02/21 update





PROJECT : JW6/7		
Quanta Computer Inc.		
Size Custom	Document Number Charger (OZ8682)	Rev A
Date: Friday, May 11, 2012	Sheet 31 of	42




(VTT/2A)









PROJECT : JW6/7
Quanta Computer Inc.

Size B	Document Number +1.8V (G9661)	Rev A
Date: Friday, May 11, 2012	Sheet	36 of 42


N13P-GS

+VGA_CORE


Countinue current: 45A

Peak current: 50A


OCP minimum 56A



(2,4,12,13,33) +1.5VSUS
 (9,10,21,26,27,29,30,32,35,36,41) +3VSS
 (14,16,17,18,37) +3V_GFX
 (15,18,19,20) +1.5V_GFX
 (14,15,16,18) +1.05V_GFX
 (41) +12VALW
 (2,4,6,7,8,10,26,29,35,39) +1.05V




(0.4A)




(9A)

+1.05V +/- 3%
Countinue current:2.1A
Peak current:3A





Dummy This Schematic
For CPU 1-Phase operation



+VCC_CORE (ONLY SUPPORT 35W)

Countinue current:33A
Peak current: 53A
Load Line : -1.9mV/A

+VCC_CORE (ULV 17W)

TDC : 25A
Peak current: 33A
Load Line : -2.9mV/A

