





R63 INTEL SYSTEM DIAGRAM

01














Haswell Processor (DDR3)




Haswell Processor (POWER)




VDDQ Output Decoupling Recommendations		
330uFx2	7343	BOT socket side
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity



Haswell Processor (GND)



Haswell Processor (RESERVED, CFG)



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training

CFG[3] (PHYSICAL_DEBUG_ENABLED (DFX PRIVACY))

0 Enable; SET DFX ENABLED BIT IN DEBUG

1, Disable;

CFG3 R272 *1K 4

CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled

PROJECT : R63
Quanta Computer Inc.

Size Custom	Document Number SNB 4/4 (GND)	Rev 1A
Date: Friday, December 21, 2012		Sheet 5 of 44


Lynx Point (DMI, FDI, PM)

Lynx Point (DDI)


06

U33C

U33D




Lynx Point (HDA, JTAG, SATA)




PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	ACZ_SPKR R569 *1K 4 +3V
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (Int_PU)	R563 *1K 4 PCI_GNT3# 8
INTRVEMEN	Integrated 1.05V VRM enable	ALWAYS	0 = Disable 1 = Enable	PCH_INVRMEN R389 330K 4 +3V_RTC
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R680 *0 4 +3V 10/18: SI Modify
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	Need external pull-down for LPC BIOS Default weak pull-up on GNT0/1#	R613 *1K 4 BBS_BIT0
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		R390 *1K 4 BBS_BIT1 8
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+VCC_HDA_IO R684 *1K 4 ACZ_SYNC 12/13: PV modify
HDA_SDO	Flash Descriptor Security	PWROK	0 = Security Effect (Int PD) 1 = Can be Overriden	GPIO33_E ACZ_SDOOUT R693 *1K 4 +VCC_HDA_IO
GPIO8	RSVD	RSMRST#	Internal PU	R621 *1K 4 BT_OFF# 9,34
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Int_PU)	R571 *1K 4 PLL_ODVR_EN 9
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	PCH_SPI_SI R374 *1K 4 +3V
GPIO62 / SUSCLK	PLL On-Die Voltage Regulator Enable	RSMRST#	0 = Disable 1 = Enable (Int PU)	R564 *1K 4 PCH_SUSCLK 6,31




RTC Circuitry(RTC)




HDA Bus(CLG)



PCH JTAG Debug(CLG)



PCH SPI ROM(CLG)



Vender	Size	P/N
EON	4MB	AKE392N0Q03 EON EN25QH32-104HIP
AMIC	4MB	AKE392N0800 AMIC A25QE32M-F (QE)
Socket		DFHS08FS023


PROJECT : R63
Quanta Computer Inc.

Size Custom	Document Number PCH 2/6 (SATA/HDA/SPI)	Rev 1A
Date: Monday, December 24, 2012 Sheet 7 of 44		








Lynx Point (POWER)




Lynx Point (POWER)



for HP





PCH band gap Power




PCH VCCSUS



PCH DS3 PWR




Lynx Point (GND)



LPT_PCH_M_EDS/BGA


Lynx Point (GND)











LPT_PCH_M_EDS/BGA

Green CLK Circuitry


	U36 P/N
UMA	AL3NB244000
DIS	AL000314000












- MLPS Implementation**
- Connect GPIO_28 to 10K pulldown to enable MLPS
 - If any of PS_0/1/2/3 is not used, leave "no connect"
 - R_{pu}, R_{pd} and C must be properly populated per tables below
 - Place MLPS circuit components as close to the ASIC as possible
 - Total DC resistance of trace between PS pin and C should be less than 2 ohms
 - Total DC resistance of trace between PS pin and C should be less than 2 ohms
 - Trace capacitance should be less than 100pF. Resistors should be of +/-1% tolerance

Capacitor Lookup Table

C (nF)	Bits(5,4)
680	00
82	01
10	10
NC	11

Resistor Divider Lookup Table

R _{pu} (Ohm)	R _{pd} (Ohm)	Bits(3,2,1)
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111



Pin/Bit	Name	Description	Default	Legacy
PS_0[3:1]	romidcf[2:0]	Memory aperture size or ROM type select: If bios_rom_en = 0, romidcf[2:0] define memory aperture size. If bios_rom_en = 1, romidcf[2:0] define ROM type	xxx	gpio_13, gpio_12, gpio_11
PS_0[4]	n/a	Reserved	1	genkl_vsync
PS_1[1]	bif_gen3_en_a	PCIe Gen3 capability: 1=Gen3 supported, 0=Gen3 not supported	x	gpio_2
PS_1[2]	bif_ck_pm_en	PCIe CK PM capability: 1 = CLKREQ supported	x	gpio_8
PS_1[3]	n/a	Reserved		genkl_clk
PS_1[4]	tx_pwrs_enb	PCIe Tx power savings: 0=50% swing, 1=full swing	x	gpio_0
PS_1[5]	tx_deemph_en	PCIe Tx de-emphasis: 1=Tx de-emphasis enabled	x	gpio_1
PS_2[1]	n/a	Reserved		n/a
PS_2[2]	n/a	Reserved		n/a
PS_2[3]	bios_rom_en	Enable external BIOS ROM: 1=External ROM connected	x	gpio_22
PS_2[4]	vga_dis	VGA disable: 1=Disable this GPU as the system's VGA controller	0	gpio_9
PS_2[5]	n/a	Reserved		n/a
PS_3[1]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[2]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[3]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[5]	aud_port_cp[2]	3-bit field indicating number of audio-capable display outputs	xxx	n/a
PS_3[4]	aud_port_cp[1]			
PS_0[5]	aud_port_cp[0]			

BIT5 => BIT1


PS0 => 11001

PS1 => 00001

PS2 => 00000

PS3 => 11000

VENDOR	R231	R232
HYNIX 2G	NA	4.75K
MICRON 2G	8.45K	2K
SAM 2G	4.53K	2K
HYNIX 1G	6.98K	4.99K
MICRON 1G	4.53K	4.99K
SAM 1G	3.24K	5.62K



PS3 BIT3->BIT1	ID	Memory Type	Configuration	PN	Channel Size
000	0	Hynix	H5TC4G63AFR-11C	AKD5PGWTW08 IC SDRAM(96P)H5TC4G63AFR-11C	2G
001	1	Micron	MT41J256M16HA-093G-E	AKD5PZSTL01 IC SDRAM(96P)MT41J256M16HA-093G-E	2G
010	2	Samsung	K4W4G1646B-HC1A	AKD5PZDT501 IC SDRAM(96P)K4W4G1646B-HC1A	2G
011	3	Hynix	H5TC2G83FR-11C	AKD5MZDTW03 IC SDRAM(96P)H5TC2G83FR-11C	1G
100	4	Micron	MT41J128M16JT-093G-E	AKD5MZDTW03 IC SDRAM(96P)MT41J128M16JT-093G-E	1G
101	5	Samsung	K4W2G1646E-BC1A	AKD5MGGT535 IC SDRAM(96P)K4W2G1646E-BC1A	1G




PROJECT : R63
Quanta Computer Inc.

See Custom
NB5



Document Number
THAMES_Main & GND

Date: Friday, December 21, 2012 | Sheet 15 of 44

For Mars/ Sun
Change La, Lb
Bead to 0 ohm



Memory Type	
DDR3	27-MHz (± 30 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to X0_IN, and 100-MHz (3.3 V) oscillator connected to X0_IN2. (By default, this clock should not be spread since internal spreading is used.)






A622 is nc pin

Debug only,
for clock observation,
if not needed, DNI

route 500ohms
single-ended/
100ohms diff and keep short

CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: 1x de-emphasis disabled 1: 1x de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (STD) 101 - 1Mbit M25P10A (STD) 101 - 1Mbit M25P10A (VSD) 101 - 4Mbit V25P40 (STD) 100 - 8Mbit V25P80 (Chingis) 100 - 8Mbit Pm25LV512 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled, it is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX

Power Up/Down Sequence





Thems : stuff Ra=> disable MLPS , support GPIO only
Mars : stuff Rb=> enable MLPS, support MLPS only

Memory Aperture size


GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0	
0	128M	0	0	0	+VGA_CORE
0	256M	0	0	1	+VGA_CORE
0	64M	0	1	0	+1.5V_VGA
0	32M	0	1	1	+1.5V_VGA
0	512M	1	0	0	+3.3V_Delay
0	1G	1	0	1	+3.3V_Delay
0	2G	1	1	0	+1.8V_VGA
0	4G	1	1	1	+1.8V_VGA

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.










2. BACO Support: Refer to the BACO reference schematics/Application note for detail about BIF_VDDC Rail if BACO is Supported (Uninstall Ra)

PX_EN = 0, for Normal Operation
PX_EN = 1, for BACO MODE



PROJECT : R63
Quanta Computer Inc.

Size Custom	Document Number THAMES_DP Powers	Rev 1A
Date: Friday, December 21, 2012	Sheet 19 of 44	




18.21.22.34.43 +1.5V_VGA +1.5V_VGA











PROJECT : R63
Quanta Computer Inc.





Size Custom Document Number
NB5 THAMES_MEM_Interface

Rev 1A


Date: Friday, December 21, 2012 Sheet 20 of 44









EMI request






close to HDMI conn





Close to HDMI Connector




10/14: SI for EMI request



8/31: Intel suggestion



8 CLK_PCIE_REQ2#




close to chip pin

8/21 DB Modify

RTS5227 AV12 R764 *0 4/S RTS5227 DV12S

**SD / MMC
CARD READER**



```
Change footprint to
sdc card-psdbtc-09glbs1nn4h3-11p
```

12/13: PV modify













SD D0	C596	5.6P/16V 4
SD D1	C586	5.6P/16V 4
SD D2	C610	5.6P/16V 4
SD D3	C605	5.6P/16V 4



2,6,7,9,10,34,36,38,39,42,44
2,6,7,8,9,10,12,13,14,23,24,25,26,28,29,30,31,32,33,34,39,40,42,44



PROJECT : R63
Quanta Computer Inc.


Size Custom	Document Number RTS5229 & CR SOCKET	Rev 1A
Date: Friday, December 21, 2012		Sheet 27 of 44







Touch Screen Connector

close to 14" TS connector(CN21).




For EMI 0 ~ 22 ohm





For GbE
* Place Cc, Cd, Ce, Cf
close to each VDD10 pin-- 3, 22, 8, 30

For 10/100 NA Ce, Cf
* Place Ce, Cf
close to each VDD10 pin-- 8, 30 only,



For GbE
* Place Cf close to each VDD10 pin-- 22 (reserve)

For 10/100
* Place Cg close to each VDD10 pin-- 30 (reserve)



For GIGA

BOT: GST5009B LF, DB0Z06LAN00



FCE: NS892407, DB0LL1LAN00

For 10/100

BOT: TST1284R LF DB0EL5LAN00


FCE: NS892408, DB0EF7LAN01

2,6,7,8,9,10,12,13,14,23,24,25,26,27,28,29,31,32,33,34,39,40,42,44

+3V
+3VLANVCC

if ISOLATEB pin
pull-low, the LAN
chip will not drive
it's PCI-E outputs
(excluding
PCI_E_WAKE# pin)

LAN conn Right SIDE USBX1





PROJECT : R63
Quanta Computer Inc.






Size	Document Number	Rev
Custom	RTL 8105E/RJ45	1A
Date: Friday, December 21, 2012	Sheet 30 of 44	

KEYBOARD Con.


32





KEYBOARD PULL-UP




POWER BOTTON CONNECT



TOUCH PAD Con.




CPU FAN




SATA HDD CONNECTOR


33





SATA ODD CONNECTOR



follow INTEL DG change eject PU to +3V.



High : ODD power down
Low : ODD power on




2,6,7,8,9,10,12,13,14,23,24,25,26,27,28,29,30,31,32,34,39,40,42,44
4,7,9,11,25,31,32,34,35,36
7,23,26,28,29,32,34,39
35,39,44


+3V
+3VPCU
+5V
+12VALW


	PROJECT : R63 Quanta Computer Inc.		
	Size Custom	Document Number HDD/ODD/FAN	Rev 1A
Date: Friday, December 21, 2012	Sheet 33	of 44	




Mini PCI-E Card 1 WLAN




Accelerometer Sensor












+1.05V 2,4,9,10,11,31,34

	PROJECT : R63 Quanta Computer Inc.		
	Size Custom	Document Number 1.05V(RT8228BZ)	Rev 1A
	Date: Friday, December 21, 2012	Sheet 37 of 44	







CPU	Re	PR18
37W	9.09K	CS29092FB27
47W	14.7K	CS31472FB14

PUT COLSE
TO VCORE
Phase 1
Inductor


Dummy Rc
For 2 phase



CPU	Rd	PR14
37W	43.2K	CS34322FB00
47W	66.5K	CS36652FB16



POP Rb for 2 phase



SV 37W CPU
VID1=1.8V
IccMax=55A
Icc_Dyn=35A
Icc_TDC=26A
R_LL=1.5m ohm
OCP=60A


For 37W CPU ; PC128 Placed 330uF_9 mohm
For 47W CPU ; PC128 Placed 560uF_4.5 mohm

CPU	PC128
37W	CH733RY8802
47W	CH756RM8802



PROJECT : R63
Quanta Computer Inc.


Size	Document Number	Rev
Custom	CPUCORE (NCP81103)	1A
Date: Friday, December 21, 2012	Sheet 40 of 44	



For 37W CPU
Dummy these components


+VCC_CORE 4,40

 PROJECT : R63 Quanta Computer Inc.		Size Custom	Document Number NCP81151	Rev 1A
Dimday, December 21, 2012		Sheet	41	of 44





VGA TYPE	R2 Value	P/N	1.0V_VGA
Thems	10K	CS31002FB26	1.0V
MARS	11.3K	CS31132FB07	0.95V

+0.95V +/- 3%
 Countinue current:2A
 Peak current:3A
 OCP minimum:4A




1.8V +/- 3%
 Countinue current:2A
 Peak current:3A
 OCP minimum:4A



+1.8V_VGA 11,15,16,18,19
 +1.0V_VGA 14,16,18,19
 +3V_VGA 14,18

For reserve



PROJECT : R63
 Quanta Computer Inc.

Size	Document Number	Rev
Custom	+VGACORE (RT8208/1.8V)	1A
Date: Friday, December 21, 2012	Sheet 44 of 44	