

Compal Confidential
C5V01 MB Schematic Document
LA - E892P
Rev: 1.A
2017.04.18

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date: Wednesday, May 03, 2017	C5V01 M/B LA-E892P
				Sheet 1 of 57	Rev 1.A

HDMI Conn.

eDP

Interleaved Memory

DDR4-ON BOARD 4G 8Gb x16

page 19

page 29

page 28

DDI1

HDMI x 4 lanes

eDP

DDI

Intel Kabylake U

Kabylake U
Kabylake PCH-LP(MCP)
(KBL-U_2+2)
(KBL-RU_4+2)

Processor

Dual Core + GT2
Quad Core + GT2Nvidia N16S-GTR /
N17S-G1
with GDDR5 x2

page 21~27

PCIe 3.0 x 4
8GT/s
port 1-4

page 31

PCIe 3.0 x4
8GT/s
Port 9-12Flexible IO
Base-U PCIe2.0
Premium-U PCIe3.0

eMMC

page 34

eMMC

Memory BUS
Dual Channel

1.2V DDR4 1866/2133

260pin DDR4-SO-DIMM X1

page 20

USB 3.0
conn x1
USB3 port 1
USB2 port 1USB 2.0
conn x2
USB2 port 3,4
on Sub/BCMOS
Camera
USB2 port 7USB TypeC
conn x1
USB3 port 2,3
USB2 port 2

page 36

page 36

page 28

page 35

USBx8 48MHz

HD Audio

3.3V 24MHz

Touch
ScreenUSB2 port 6
page 28HDA Codec
ALC255

page 32

SPI

SPI ROM
64MB

page 9

LPC/eSPI BUS

CLK=24MHz

ENE
KB9022

page 37

Int.KBD



page 38

Touch Pad
PS2 (from EC) / I2C (from SOC)
USB2 port 8 (FP)

page 38

Int. Speaker

page 32

Int. DMIC
on Camera

page 28

UAI
on Sub/B

page 36

RTC CKT.

page 15

Fan Control

page 39

Power On/Off CKT.

page 38

DC/DC Interface CKT.

page 40

Power Circuit DC/DC

page 41~54

Sub Board

LS-E891
IO/B

page 36

LS-E892
Hall Sensor/B

page 38

www.vinafix.com

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagrams
Size Custom	Document Number	C5V01 M/B LA-E892P		Rev 1.A
Date: Thursday, April 06, 2017	Sheet 2	of 57		

Vcc	3.3V +/- 5%					
Ra	100K +/- 1%					
Board ID	Rb	V _{BI} D min	V _{BI} D typ	V _{BI} D max	EC AD3	PCB Revision
0	0	0 V	0 V	0.300 V	0x00 - 0x13	0.1 (EVT)
1	12K +/- 1%	0.347 V	0.345 V	0.360 V	0x14 - 0x1E	1.0 (DVT)
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1F - 0x25	1.A (PVT)
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x26 - 0x30	1.A (MP)
4	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3A	1.A (EA17PVT)
5	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3B - 0x45	1.A (EA17MP)
6	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x46 - 0x54	
7	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64	


BOM Option Table		BOM Option Table	
Item	BOM Structure	Item	BOM Structure
Unpop	@	MB Stage	EM@ / VPT@ / VT@ / MP@
Connector	CONN@	ODD Support	ODD@
Acer BYOC	BYOC@ / NBYOC@	G Sensor	BA@
CODEC(ALC255)	255@	For over 3 cell battery	3S@
EC Mode Select	LPC@ / ESPI@	C5V01, D5PR1	EA15@
For Intel CMC	CMC@	D7W01	EA17@
LAN Mode Select	SWR@ / LDO@	D7W01 MB Stage	EA17PVT@ / EA17MP@
EMI requirement	EMI@ / @EMI@	N16SGTR or N17SG1	N16SGTR@ / N17SG1@
ESD requirement	ESD@ / @ESD@	BOM Select	X7@
RF requirement	@RF@	VRAM BOM Select	X7604@ ~ X7609@
CPU Selection	U42@ / U22@	Memory Select	X7601@ ~ X7603@
SkyLake or KabyLake	SKL@ / KBL@	Memory Mode	SDP@ / DDP@
TPM	TPM@		
Finger Print	FP@ / FPEMC@		
UMA or DGPU	UMA@ / VGA@	CPU Code	SR2UW@ QLDP@ / QLDM@ / QLDN@ QLYK@ / QLYJ@ / QLYH@ SR2ZW@ / SR2ZU@ / SR2ZV@ SR343@ / SR342@ / SR341@ QN5D@ / QN5C@
DGPU Serial Select	N16X@ / N17S@		


43 Level	Description	BOM Structure
431A7EB0L07	SMT MB AE892 C5V01 N172G I36006 HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LD0@/LPC@/N17S@/N17SG1@/NBYOC@/SR2UW@/U22@/VGA@/X7601@/X7607@/X4E02@/EA15@
431A7EB0L08	SMT MB AE892 C5V01 N172G I57200 1.4HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LD0@/LPC@/N17S@/N17SG1@/NBYOC@/SR2UW@/U22@/VGA@/X7601@/X7607@/X4E02@/EA15@
431A7EB0L10	SMT MB AE892 C5V01 N172G I77500 1.4HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LD0@/LPC@/N17S@/N17SG1@/NBYOC@/SR2UW@/U22@/VGA@/X7601@/X7607@/X4E02@/EA15@
431A7EB0L11	SMT MB AE892 C5V01 SGT2G I3-6006U HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LD0@/LPC@/N16SGTR@/N16X@/NBYOC@/SR2UW@/U22@/VGA@/X7601@/X7604@/X4E01@/EA15@
431A7EB0L15	SMT MB AE892 C5V01 SGT2G I77500 1.4HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LD0@/LPC@/N16SGTR@/N16X@/NBYOC@/SR22V@/U22@/VGA@/X7601@/X7604@/X4E01@/EA15@
431A7EB0L16	SMT MB AE892 C5V01 SGT2G I7-7100U HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LD0@/LPC@/N16SGTR@/N16X@/NBYOC@/SR343@/U22@/VGA@/X7601@/X7604@/X4E01@/EA15@
431A7EB0L17	SMT MB AE892 C5V01 SGT2G I5-7200U HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LD0@/LPC@/N16SGTR@/N16X@/NBYOC@/SR342@/U22@/VGA@/X7601@/X7604@/X4E01@/EA15@
431A7EB0L18	SMT MB AE892 C5V01 SGT2G I7-7500U HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LD0@/LPC@/N16SGTR@/N16X@/NBYOC@/SR341@/U22@/VGA@/X7601@/X7604@/X4E01@/EA15@
431A7EB0L19	SMT MB AE892 C5V01 N172G I3-7100U HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LD0@/LPC@/N17S@/N17SG1@/NBYOC@/SR343@/U22@/VGA@/X7601@/X7607@/X4E02@/EA15@
431A7EB0L20	SMT MB AE892 C5V01 N172G I5-7200U HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LD0@/LPC@/N17S@/N17SG1@/NBYOC@/SR342@/U22@/VGA@/X7601@/X7607@/X4E02@/EA15@
431A7EB0L21	SMT MB AE892 C5V01 N172G I7-7500U HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LD0@/LPC@/N17S@/N17SG1@/NBYOC@/SR341@/U22@/VGA@/X7601@/X7607@/X4E02@/EA15@

SIGNAL STATE	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	ON	OFF	OFF	OFF

Power Plane	Description	S0	S3	S4/S5
+19V_VIN	Adapter power supply	N/A	N/A	N/A
+17.4V_BATT	Battery power supply	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit.	N/A	N/A	N/A
+VCC_CORE	Processor IA Cores Power Rail	ON	OFF	OFF
+VCC_GT	Processor Graphics Power Rails	ON	OFF	OFF
+VCC_SA	System Agent power rail	ON	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator .	ON	OFF	OFF
+1.0VALW_PRIM	+1.0V Always power rail	ON	ON	ON*1
+1.0V_VCCSTU	Sustain voltage for processor in Standby modes	ON	ON	OFF
+VCCIO	CPU IO power rail	ON	OFF	OFF
+1.0VS_VCCSTG	+1.0VALW_PRIM Gated version of VCCST	ON	OFF	OFF
+1.2V_VDDQ	DDR4 +1.2V Power Rail	ON	ON	OFF
+1.8VALW_PRIM	+1.8V Always power rail	ON	ON	ON*1
+1.8VS	System +1.8V power rail	ON	OFF	OFF
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON*1
+3VS	System +3V power rail	ON	OFF	OFF
+5VALW	+5V Always power rail	ON	ON	ON
+5VS	System +5V power rail	ON	OFF	OFF
+RTCVCC	RTC Battery Power	ON	ON	ON
+1.05VS_1.0VSDGPU	+1.05VS power rail for N16X/ +1.0VS power rail for N17S	ON*2	OFF	OFF
+1.35VSDGPU	+1.35VS power rail for GPU	ON*2	OFF	OFF
+3VS_1.8VSDGPU_AON	+3VS power rail for N16X/ +1.8VS power rail for N17S(AON)	ON*2	OFF	OFF
+3VS_1.8VSDGPU_MAIN	+3VS power rail for N16X/ +1.8VS power rail for N17S(MAIN)	ON*2	OFF	OFF
+VGA_CORE	Core power for discrete GPU	ON*2	OFF	OFF

Note : ON*1 means power plane is ON only when WOL enable and RTC wake at BIOS setting, otherwise it is OFF.
ON*2 power plane is ON when DGPU turn on






I2C Address Table

BUS	Device	Address(7 bit)	Address(8bit)	
			Write	Read
I2C_0 (+3VS)	Reserved			
I2C_1 (+3VALW_PGPPC)	TM-P2969-001 (TP)	0x2C		
	SB8787-1200 (TP-ELAN)	0x15		
SOC_SMBCLK +3VS	SO-DIMM	0xA4		
	G-Sensor	0x30		
SOC_SML1CLK +3VALW_PRIM	VGA	0x9E		
	EC			
EC_SMB_CK1 +3VLP	BQ24735 (Charger IC)	0x12		
	BATTERY PACK	0x16		

PWR Sequence_SKL-U2+2_DDR3L_Value_NON CS




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2016/11/04		Deciphered Date		2018/11/04		Title			
								Power Sequence			
Size		Document Number						Rev			
Custom		C5V01 M/B LA-E892P						1A			
Date:		Thursday, April 06, 2017						Sheet		6 of 57	



Functional Strap Definitions

#543016 PDG2.0 P.844




DDPB_CTRLDATA
DDPC_CTRLDATA
Display Port B/C Detected
NC =Port is not detected.
PU =Port is detected.



#543016 PDG2.0 P.225
COMPENSATION PU for eDP
Trace width=5 mils,Spacing=25mil,Max length=600mils




+1.0VS_VCCSTG For Intel debug, place to CPU side.
#543016 PDG2.0 P.629




#543016 PDG2.0 P.873
PROC_POPIRCOMP/PCH_OPIRCOMP
PD 50ohm

#544669 CRB1.1 P.52
EDRAM_OPIO_RCOMP/EOPIO_RCOMP
PD 50ohm







#545659 PCH EDS1.51 P.131
SCI capability is available on all GPIOs, while NMI and SMI capability is available on only select GPIOs.
Below are the PCH GPIOs that can be routed to generate SMI# or NMI:
• GPP_B14 GPP_B20 GPP_B23
• GPP_C[23 : 22]
• GPP_D[4 : 0]
• GPP_E[8 : 0], GPP_E[16 : 13]



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2016/11/04		Deciphered Date		2018/11/04		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SKL-U(1/12)DDI,MSIC,XDP,EDP			
Size		Document		Number		Rev		C5V01 M/B LA-E892P			
Date:		Thursday, April 06, 2017		Sheet		7		of 57			

Interleaved Memory




Security Classification		Compal Secret Data		Title	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Customer	C5V01 M/B LA-E892P
				Date	Thursday, April 06, 2017
				Sheet	8 of 57

SPI ROM

SOC_SPI_CLK
SOC_SPI_SO
SOC_SPI_SI
SOC_SPI_I02
SOC_SPI_I03
SOC_SPI_CS#0

SPI Touch



SMB (to DDR, G sensor)

SMB (to DDR, G sensor)


SML1 (to EC, Thermal sensor)

Change RC144-RC147, RC45 to 15ohm when use ESPI


ESPI / LPC Bus
ESPI: +1.8V
*LPC: +3.3V

To EC



RPCS and RC52 are close UC2



SPI ROM (8MByte)



2015MOW06 no need PU1K on SPI_I02/I03



SML0ALERT# / GPP_C5 (Internal Pull Down):
(Sampled: Rising edge of RSMRST#)


eSPI or LPC
*0 = LPC is selected for EC --> For KB9022/9032 Use
1 = eSPI is selected for EC --> For KB9032 Only.

SMBALERT# / GPP_C2 (Internal Pull Down):
(Sampled: Rising edge of RSMRST#)

TLS Confidentiality
*0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality)
1 = Enable Intel ME Crypto (TLS) (with confidentiality).
Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	SKL-U(3/12)SPI,ESPI,SMB,LPC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	1A
				Document Number	C5V01 M/B LA-E892P
				Date	Thursday, April 06, 2017
				Sheet	9 of 57

HDA for AUDIO




HDA_SDO / I2S_TXD0 (Internal Pull Down):
(Sampled: Rising edge of PCH_PWROK)
Flash Descriptor Security Override
0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.

SPKR / GPP_B14 (Internal Pull Down):
(Sampled: Rising edge of PCH_PWROK)


TOP Swap Override
* 0 = Disable TOP Swap mode.
1 = Enable TOP Swap Mode.

Intel HD Audio link capabilities
> Two SDI signals to support two external codecs.
> Drivers variable frequency (5MHz to 24MHz) BCLK to support:
-- SDO double pumped up to 48 Mb/s
-- SDI's single pumped up to 24 Mb/s
> Provides cadence for 44.1 kHz based sample rate output.
> Support 1.5V, 1.8V, and 3.3V modes.




#543016 PDG2.0 P.403
SDIO signals are multiplexed with GPIOs and default to GPIO functionality (as input). If SDIO interfaces not used, the signals can be used as GPIOs instead. If the GPIO functionality is also not used the signals can be left as no connect.

#543016 PDG2.0 P.879





#543016 PDG2.0 P.551

#543016 PDG2.0 P.393






	DGPU_PRNT#
DIS,Optimus	0
UMA	1






From EC(open-drain)

Note for VCCST_PWRGD
1. 1.0V tolerance
2. PDG2.0 P.598 Figure43-5 note17: when failure events, VCCST_PWRGD and PCH_PWROK de-assert at the same time





#543016 PDG2.0 P.599
PROC_PWRGD is used only for power sequence debug and is not required to be connected to anything on the platform





Follow 2014MOW48
Skylake-U PU 2.7k ohm to 1V
Cannonlake-U PD 60.4 ohm

XCLK_BIASREF
T:50ohm S:12/15 L:1000 Via:2

2014MOW48:
Skylake-U use 24M 50 ohm ESR
Cannonlake-U use 38.4M 30 ohm ESR



PCH PLTRST Buffer



Security Classification		Compal Secret Data		Title	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Document Number	SKL-U(5/12)CLK,GPIO
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev 1A
				Customer	CSV01 M/B LA-E892P
				Date	Thursday, April 06, 2017
				Sheet	11 of 57

Confidential for Accep


Functional Strap Definitions

GSPI0_MOSI /GPP_B18 (Internal Pull Down):
(Rising edge of PCH_PWROK)
No Reboot

*0 = Disable No Reboot Mode. --> AAX05 Use
1 = Enable No Reboot Mode. (PCH will disable the TCO
Timer system reboot feature). This function is useful
when running ITP/XDP.

GSPI1_MOSI / GPP_B22 (Internal Pull Down):
(Rising edge of PCH_PWROK)


Boot BIOS Strap Bit
*0 = SPI Mode --> AAX05 Use
1 = LPC Mode



ZZZ	Hynix4GB
X7602@	X76739BOL02
ZZZ	Micron4GB
X7603@	X76739BOL03
ZZZ	Samsung4GB
X7601@	X76739BOL01


	RAM_ID3	RAM_ID2	*RAM_ID1	*RAM_ID0	PartNumber - Description
Hynix 4GB	0	0	0	0	SA0000A1H20 (S IC D4 512M16 H5AN8G6NFA-UHC FBGA ABO I)
Micron 4GB	0	0	0	1	SA00009V220 (S IC D4 512M16 MT40A512M16Y-083E:B ABO I)
Samsung 4GB	0	0	1	0	SA00009U420 (S IC D4 512M16 K4A8G16SWB-BCRC FBGA 96P ABO I)
	0	0	1	1	
No OnBoard Memory	1	1	1	1	No On Board Memory

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	SKL-U(6/12)GPIO
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	
				Document Number	
				C5V01 M/B LA-E892P	Rev 1A
				Date: Wednesday, April 19, 2017	Sheet 12 of 57



	CPU_ID
U22	1
U42	0

Project ID	Project_ID1 GPP_D12	Project_ID0 GPP_D11
* C5V01/D5PR1	0	0
D7W01	0	1
Reserved	1	0
Reserved	1	1



DGPU

GLAN

NGFF WLAN+BT(Key E)


HDD

ODD


NGFF SSD(Key M)
(Need Lane Reversal)

#543016 PDG2.0 P.285
PCIE_RCOMPEN/PCIE_RCOMP
BO=4 W=12 S=12 R=100ohm

HSIO Multiplexing on PCH-U



PCH-LP Details		PCle* Controller #1				PCle* Controller #2				PCle* Controller #3			
Flex I/O Lane #	PCle* Lane #	5	6	7	8	9	10	11	12	13	14	15	16
Base-U	1x4	RP1	RP3	RP5	RP7	RP9	RP11	RP13	RP15	RP17	RP19	RP21	RP23
	2x2	RP1	RP3	RP5	RP7	RP9	RP11	RP13	RP15	RP17	RP19	RP21	RP23
	1x2+2x1	RP1	RP3	RP5	RP7	RP9	RP11	RP13	RP15	RP17	RP19	RP21	RP23
	2x1+1x2	RP1	RP3	RP5	RP7	RP9	RP11	RP13	RP15	RP17	RP19	RP21	RP23
	4x1	RP1	RP2	RP3	RP4	RP5	RP6	RP7	RP8	RP9	RP10	RP11	RP12
Premium-U	1x4	RP1	RP3	RP5	RP7	RP9	RP11	RP13	RP15	RP17	RP19	RP21	RP23
	2x2	RP1	RP3	RP5	RP7	RP9	RP11	RP13	RP15	RP17	RP19	RP21	RP23
	1x2+2x1	RP1	RP3	RP5	RP7	RP9	RP11	RP13	RP15	RP17	RP19	RP21	RP23
	2x1+1x2	RP1	RP3	RP5	RP7	RP9	RP11	RP13	RP15	RP17	RP19	RP21	RP23
	4x1	RP1	RP2	RP3	RP4	RP5	RP6	RP7	RP8	RP9	RP10	RP11	RP12




GPIO	DEVICE CONTROL
USB_OC0#	USB2 Port 1
USB_OC1#	NA
USB_OC2#	NA
USB_OC3#	NA
DEVSLP0	NA
DEVSLP1	NA
DEVSLP2	NA
SATA_GP0	NA
SATA_GP1	NA
SATA_GP2	NA



DEVSLP[2:0] Implementation
DEVSLP is a host-controlled hardware signal which enables a SATA host and device to enter an ultra-low interconnect power state, including the possibility to completely power down host and device PHYs.
The processor provides three SATA DEVSLP signals, DEVSLP[2:0] for SKL-U.
• When high DEVSLP requests the SATA device to enter into the DEVSLP power state
• When low DEVSLP requests the SATA device to exit from the DEVSLP power state and transition to active state.
SATA General Purpose (SATAGP[2:0]) Signals
• The processor provides three SATA general purpose input signals SATAGP[2:0] for SKL-U. These signals can be configured as interlock switch inputs corresponding to a given SATA port.
• When used as an interlock switch status input on this signal should be driven to 0 to indicate that the switch is closed and to 1 to indicate that the switch is open.
If mechanical presence switches will not be used on the platform SATAGP[2:0] signals can be configured as GPP_E[2:0] GPIOs signals.

Security Classification		Compal Secret Data		Title	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Document Number	SKL-U(7/12)PCIE,USB,SATA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	CSV01 M/B LA-E892P
				Date	Tuesday, April 18, 2017
				Sheet	13 of 57


+1.0VALW_PRIM TO +1.0V_VCCSTU / +1.0VCCST



+1.0VALW_PRIM TO +1.0VS_VCCSTG



#543016 PDG2.0 P.750
+VCCIO : 4x 1uF 0402




#543016 PDG2.0 P.750
+1.35V_VDDQ : 1x 10uF

#543016 PDG2.0 P.750
+1.0V_VCCST : 1x 1uF

#543016 PDG2.0 P.750
+1.0V_VCCSFR : 1x 1uF Reference GND as possible.




#543016 PDG2.0 P.750
+1.35V_VCCSFR_OC : 1x 1uF

#543016 PDG2.0 P.750
+1.0V_VCCSTG : 1x 1uF (Placeholder)



#543016 PDG2.0 P.750
+1.35V_VDDQ_CPU :
4x 10uF 0402
3x 22uF 0603


Security Classification				Compal Secret Data				Title			
Issued Date				2016/11/04				SKL-U(8/12)Power			
Deciphered Date				2018/11/04				C5V01 M/B LA-E892P			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Thursday, April 06, 2017				Sheet 14 of 57			




Processor Power Rails






Power Rail	Description	Control
VCC	Processor IA Cores Power Rail	SVID
VCCGT	Processor Graphics Power Rails	SVID
VCCGTX	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
VCCSA	System Agent Power Rail	SVID/Fixed (SKU dependent)
VCCIO	IO Power Rail	Fixed
VCCST	Sustain Power Rail	Fixed
VCCPLL	Processor PLLs power rail	Fixed
VDDQ	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
VCCOPC	Processor OPC power rail (available only in SKU's with OPC)	Fixed
VCCOPC_1P8	Processor OPC power rail (available only in SKU's with OPC)	Fixed
VCCEOPIO	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	SKL-U(10/12)Power,SVID	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Cust	C5V01 M/B LA-E892P	1A
				Date:	Thursday, April 06, 2017	Sheet 16 of 57




Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2016/11/04		Deciphered Date		2018/11/04		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SKL-U(11/12)GND			
						C5V01 M/B LA-E892P		Rev 1A	
Size		Document Number		Date:		Thursday, April 06, 2017		Sheet 17 of 57	
Custom									





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2016/11/04	Deciphered Date		2018/11/04	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				DDR4 DIMMB		
				Size	Document Number	Rev
				Custm	CSV01 M/B LA-E892P	1A
Date:				Thursday, April 06, 2017	Sheet	20 of 57




N16 GPU		
GPIO	I/O	USAGE
GPIO0	O	GC6_FB_EN
GPIO1	O	MEM_VDD_CTL
GPIO2	O	LCD_BL_PWM
GPIO3	O	LCD_VCC
GPIO4	O	LCD_BLEN
GPIO5	O	3V3_MAIN_EN
GPIO6	I	GPU_EVENT#
GPIO7	O	3D_Vision
GPIO8	I	SYS_PEX_RST_MON#
GPIO9	IO	THERM_ALERT
GPIO10	O	MEM_VREF_CTL
GPIO11	O	PWM_VID
GPIO12	I	PWR_LEVEL
GPIO13	O	PSI
GPIO14	I	HPD_A
GPIO15	I	HPD_C
GPIO16	I	FRAME_LOCK#
GPIO17	I	HPD_D
GPIO18	I	HPD_E
GPIO19	I	HPD_F or HPD_B
GPIO20	Reserved	
GPIO21	O	GPU_PEX_RST_HOLD#
GPIO22		
GPIO23		

N17 GPU		
GPIO	I/O	USAGE
GPIO0	O	PWM_VID
GPIO1	O	GC6_FB_EN
GPIO2	I	GPU_EVENT#
GPIO3	IO	NVDDOS_PWM
GPIO4	O	1V8_MAIN_EN
GPIO5	I	FRAME_LOCK#
GPIO6	O	PSI
GPIO7	O	LCD_BL_PWM
GPIO8	O	MEM_VDD_CTL
GPIO9	IO	THERM_ALERT
GPIO10	O	MEM_VREF_CTL
GPIO11	O	LCD_VDD
GPIO12	I	PWR_LEVEL
GPIO13	O	LCD_BLEN
GPIO14	I	HPD_IFPA
GPIO15	I	HPD_IFPB
GPIO16	Reserved	
GPIO17	O	HPD_IFPD
GPIO18	I	HPD_IFPE
GPIO19	O	3D_VISION
GPIO20	Reserved	
GPIO21	Reserved	(OC_WARN)
GPIO22	Reserved	
GPIO23	Reserved	

Table 15-8. I2CS Slave Address	
SMBUS_ALT_ADDR	Description
0	0x9C (Default)
1	0x9C (Multi-GPU usage)

10.2.2 I2CS Slave Address
N16X GPUs use I2CS slave address 0x96h for NVIDIA internal testing. I2C address 0x96h must not be used by other I2C devices on the same bus as the GPU to avoid address conflict. The SMB_ALT_ADDR strap does not affect this 0x96h address. Refer to Chapter



NV 16x DG-07158-V05

Table 3-9. DDR3 GPU-Side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type		Footprint		Population	Location
GB2B-64/GB2-64 DDR3	0.1 μF	X7R	0402	2	2	Under GPU
	1 μF	X7R	0603	2	2	Under GPU
	4.7 μF	X6S	0603	2	2	Under GPU
	10 μF	X5R	0805	1	1	Near GPU
	22 μF	X5R	0805	1	1	Near GPU

DA-08329-001_V02

Table 4. Frame Buffer Core and IO Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
FBVDD/Q Supply Rail for GDDR5						
GB2B-64, GB2C-64	0.1 µF	X7R	0402	2	0	Under GPU
	1 µF	X7R	0603	2	8	Under GPU
	4.7 µF	X6S	0603	2	0	Under GPU
	10 µF	X6S	0603	0	2	Under GPU
	10 µF	X6S	0603	1	1	Near GPU
	22 µF	X6S	0603W	1	3	Near GPU

NV 16x DG-07158-V05

Table 3-16. PEX_IOVDD/Q Power Rail Combined

GPU Package Type	Capacitor Type		Footprint	Population	Location
GB2B-64/ GB2-64	1.0 µF	X6S	0402	1	Under GPU
	4.7 µF	X6S	0603	1	Near GPU
	10 µF	X5R	0805	1	Midway between GPU and Power Supply
	22 µF	X5R	0805	1	Midway between GPU and Power Supply

NV 16x DG-07158-V05

Table 7-13. Default GPU Drive Calibration for Frame Buffer Interface

Memory/PKG	FBVDDQ	FBCAL_PU_GND	FBCAL_PD_VDDQ	FBCAL_TERM_GND
GDDR5/BGA-170	1.35V or 1.50V	40.2Ω	40.2Ω	60.4Ω

NV 16x DG-07158-V05

GPU Package	Rail	Capacitor Type		Footprint		Population	Location
GB2B-64	3V3_MAIN	0.1µF	X6S	0402	2	2	Under GPU
GB4B-128		1 µF	X5R	0603	1	1	Near GPU
GB3-256		4.7 µF	X5R	0603	1	1	Near GPU
GB2B-64	3V3_AON	0.1µF	X6S	0402	1	1	Under GPU
GB4B-128		1 µF	X5R	0603	1	1	Near GPU
GB3-256		4.7 µF	X5R	0603	1	1	Near GPU

DA-08329-001_V01

Table 9. VDD_AON and VDD_MAIN Decoupling

GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
N16 3V3_MAIN (N17 VDD18) Supply Rail						
GB2B-64,	0.1 µF	X7R	0402	2	2	Under GPU
GB2C-64	1.0 µF	X6S	0603	1	1	Near GPU
	4.7 µF	X6S	0603	1	1	Near GPU
N16 3V3_AON (N17 VDD_AON) Supply Rail						
GB2B-64,	0.1 µF	X7R	0402	1	1	Under GPU
GB2C-64	1.0 µF	X6S	0603	1	1	Near GPU
	4.7 µF	X6S	0603	1	1	Near GPU

NV 16x DG-07158-V05


Table 3-18. PEX_SVDD_3V3 and PEX_PLL_HVDD Decoupling

Capacitor Type		Footprint	Population	Location
0.1 μF	X7R	0402	1	Near GPU
4.7 μF	X5R	0603	2	Near GPU


NV 16x DG-07158-V05

Table 3-17. PEX_PLLVDD Decoupling

Capacitor Type	Footprint	Population	Location
0.1 µF X7R	0402	1	Under GPU
1.0 µF X5R	0603	1	Near GPU
4.7 µF X5R	0805	1	Near GPU



VRAM GDDR5 chips GDDR5 Mode H Mapping



X76 for N16X 2G VRAM



- 22Z X7604@
- Samsung_256Mx32x2 X76739BOL04
- 22Z X7605@
- Hynix_256Mx32x2 X76739BOL05
- 22Z X7606@
- Micron_256Mx32x2 X76739BOL06

X76 for N17S 2G VRAM

- 22Z X7607@ DVT 02/07
- Samsung_256Mx32x2 X76739BOL07
- 22Z X7608@
- Hynix_256Mx32x2 X76739BOL08
- 22Z X7609@
- Micron_256Mx32x2 X76739BOL09

Address	0..31	32..63
CMD0	CS#	
CMD1	A3_BA3	
CMD2	A2_BA0	
CMD3	A4_BA2	
CMD4	A5_BA1	
CMD5	WE#	
CMD6	A7_A8	
CMD7	A6_A11	
CMD8	AB1#	
CMD9	A12_RFU	
CMD10	A0_A10	
CMD11	A1_A9	
CMD12	RAS#	
CMD13	RST#	
CMD14	CKE#	
CMD15	CAS#	
CMD16	CS#	
CMD17	A3_BA3	
CMD18	A2_BA0	
CMD19	A4_BA2	
CMD20	A5_BA1	
CMD21	WE#	
CMD22	A7_A8	
CMD23	A6_A11	
CMD24	AB1#	
CMD25	A12_RFU	
CMD26	A0_A10	
CMD27	A1_A9	
CMD28	RAS#	
CMD29	RST#	
CMD30	CKE#	
CMD31	CAS#	

Channel 0 BOT SIDE



DA8335 Cap Q'ty
 22U x2
 10U x 6
 1U x 10
 22U x 3 (unPOP)

N16X Cap Q'ty
 10U x2
 1U x 8
 0.1U x 6


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number
				Rev 1.A
				Date: Thursday, April 06, 2017
				Sheet 26 of 57

VRAM GDDR5 chips

22,26 MDA[63..0]  MDA[63..0]



22,26 CMDA[31..0] CMDA[31..0]

	DATA Bus	
Address	0 .. 31	32 .. 63
CMD0	CS#	
CMD1	A3_BA3	
CMD2	A2_BA0	
CMD3	A4_BA2	
CMD4	A5_BA1	
CMD5	WE#	
CMD6	A7_A8	
CMD7	A6_A11	
CMD8	ABI#	
CMD9	A12_RFU	
CMD10	A0_A10	
CMD11	A1_A9	
CMD12	RAS#	
CMD13	RST#	
CMD14	CKE#	
CMD15	CAS#	
CMD16		CS#
CMD17		A3_BA3
CMD18		A2_BA0
CMD19		A4_BA2
CMD20		A5_BA1
CMD21		WE#
CMD22		A7_A8
CMD23		A6_A11
CMD24		ABI#
CMD25		A12_RFU
CMD26		A0_A10
CMD27		A1_A9
CMD28		RAS#
CMD29		RST#
CMD30		CKE#
CMD31		CAS#




DA8335 Cap Q'ty
22U x2
10U x 6
1U x 10
22U x 3 (unPOP)

N16X Cap Q'ty
10U x2
1U x 8
0.1U x 6





Channel 1 BOT SIDE






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	N16X Lower Rank1 7/9	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 1A
				C5V01 M/B LA-E892P		
				Date:	Thursday, April 06, 2017	Sheet

LCD POWER CIRCUIT




Note: Unmount LX1 when panel boost circuit was use. (2S battery cell)


Place closed to JEDP1




Touch Screen





Camera




LED PANEL Conn.




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2016/11/04				Deciphered Date			
2018/11/04				Title				eDP Connector			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
				Custom				C5V01 M/B LA-E892P			
Date:				Thursday, April 06, 2017				Rev			
				1.A				Sheet			
				28				of			
				57							






LAN-RTL8411B






PU at PCH side



LAN Connector



11/27: P/N change to SH00000RT00
(S COIL 2.2UH +20%
HPC25012NF-2R2M 1.3A)





	Protect cotact		Card contact
	Write protect (Lock)	Write Enable (Unlock)	
Card Uninsert	Open	Open	Open
Card insert	Open	Close	Close

WITHOUT CARD	CARD INSERTED:LOCK	CARD INSERTED:UNLOCK
W/P GND	W/P GND	W/P GND
C/D VSS1	C/D VSS1	C/D VSS1

Card Reader Connector



SD Write protect inverter circuit



Wireless LAN

NGFF WL+BT (KEY E)

74	3.3V	GND	75
72	3.3V	RESERVED/REFCLKP1	73
70	UMA_Power_SRC/GPIO1/PEWAKE#	RESERVED/REFCLKP1	71
68	UMA_Power_SRC/CARQ2#	GND	69
66	UMA_SWP/PERST#	RESERVED/PERP1	67
64	RESERVED	GND	63
62	ALERT# (IO/3.3V)	RESERVED/PERP1	61
60	QEC_CLK (IO/3.3V)	RESERVED/PERP1	59
58	QEC_DATA (IO/3.3V)	GND	57
56	W_DISABLE# (IO/3.3V)	RESERVED/PERP1	55
54	Reserved_W_DISABLE#2 (IO/3.3V)	CARQ2# (IO/3.3V)	53
52	PERST# (IO/3.3V)	GND	51
50	SUSCLK (32KHz) (IO/3.3V)	REFCLKP0	49
48	COEX1 (IO/0.1V)	REFCLKP0	47
46	COEX2 (IO/0.1V)	GND	45
44	COEX3 (IO/0.1V)	PERP0	43
42	VENDOR_DEFINED	PERP0	41
40	VENDOR_DEFINED	GND	39
38	VENDOR_DEFINED	PERP0	37
36	UART_RTS (IO/3.3V)	PERP0	35
34	UART_CTS (IO/3.3V)	GND	33
32	UART_TX (IO/3.3V)	GND	31
30	UART_RX (IO/3.3V)	GND	29
28	UART_WAKE# (IO/3.3V)	GND	27
26	QEC_CLK (IO/3.3V)	GND	25
24	QEC_DATA (IO/3.3V)	GND	23
22	QEC_DATA (IO/3.3V)	GND	21
20	QEC_DATA (IO/3.3V)	GND	19
18	QEC_DATA (IO/3.3V)	GND	17
16	QEC_DATA (IO/3.3V)	GND	15
14	QEC_DATA (IO/3.3V)	GND	13
12	QEC_DATA (IO/3.3V)	GND	11
10	QEC_DATA (IO/3.3V)	GND	9
8	QEC_DATA (IO/3.3V)	GND	7
6	QEC_DATA (IO/3.3V)	GND	5
4	QEC_DATA (IO/3.3V)	GND	3
2	QEC_DATA (IO/3.3V)	GND	1



mSATA/SSD





Table 35-7. SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2 / SATA	PCI Express* Gen 3 / SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³

SSD_DET# (SATA_GP0)
SATA Device 0
PCIe Device 1

SM01000EJ00 3000mA_220ohm@100mhz DCR 0.04




The diagram shows the timing relationship between several signals for an eDP connection. The signals are:

- PCH_DMIC_DATA**: Data signal from PCH to DMIC.
- PCH_DMIC_CLK**: Clock signal from PCH to DMIC.
- DMIC_CLK**: Clock signal from DMIC to DVT.
- DMIC_DATA_R**: Data signal from DMIC to DVT.
- DMIC_CLK_R**: Clock signal from DMIC to DVT.


The diagram includes a blue box labeled "DVT 01/23" with the text "BLM15PX221SN1D EMI@". The signals are connected to the DVT via a connector labeled "TO eDP Conn". The timing diagram shows the signals are connected to the DVT via a connector labeled "TO eDP Conn". The signals are connected to the DVT via a connector labeled "TO eDP Conn".

Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2016/11/04	Deciphered Date	2018/11/04	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					HD Audio Codec ALC255/ALC233 Colay			
					Size	Document Number		
					Custom	C5V01 M/B LA-E892P	Rev	1A
					Date:	Thursday, April 06, 2017	Sheet	32 of 57


G-Sensor reserved for BA serial



SATA ODD Conn.
(Reserved)






SATA Re-Driver and cable HDD Conn.



PS8527C EQ and DE

A_EQ2	A_EQ1	EQ for channel loss
L	M	2.4dB
* L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB








Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/ODD/ HDD Re-Driver			
				Size	Document Number	Rev	
				Custom	C5V01 M/B LA-E892P	1.A	
Date:	Thursday, April 06, 2017	Sheet	33	of	57		



Pad size 9 mils, BI trace width/space : 3.5/3.5 mils


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	EMMC STORAGE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number C5V01 M/B LA-E892P
Date:	Thursday, April 06, 2017	Sheet	34 of 57	Rev	1.A

USB3.0 (Port 1)




USB Host Charger


CB	SELCDP	
0	X	DCP(Dedicated Charging Port) autodetect with mouse/keyboard wakeup
1	0	S0 charging with SDP(Standard Downstream Port) only
1	1	S0 charging with CDP(Charging Downstream Port) or SDP only



USB/B (USBx2, AUDIO, LEDx2)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	USB Conn/USB B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number C5V01 M/B 1A-E892P
				Date: Thursday, April 06, 2017	Rev 1.A
				Sheet 36 of 57	



TP/B Conn.






Diagram showing the connection for Pin 37 LID_SW#. The pin is connected to a +3VLP supply and a 3LID1 component. The 3LID1 component has pins 1, 2, 3, 4, 5, and 6. Pin 1 is connected to +3VLP, pin 2 is connected to LID_SW#, pin 3 is connected to GND, pin 4 is connected to GND, pin 5 is connected to GND, and pin 6 is connected to GND. The component is labeled ACES_51524-0040N-001 CONN@.

Pin-to-pin connection diagram for the SA00008ELC0 component.

Left Package (28 pins):

- 29: X
- 30: X
- 3: TPM_BADD
- 6: LPC_ADO_R
- 7: LPC_AD1_R
- 8: LPC_AD2_R
- 18: LPC_ADS_R
- 15: CLK_LPC_TPM
- 20: LPC_PFRAME#
- 21: PCT_RST#
- 27: SERIRQ
- 28: PM_CLKRUN#
- 13: X
- 16: X
- 4: X
- 5: X
- TEST

Right Package (28 pins):

- 1: +3VALV_TPM
- 8: +3V5_TPM
- 14: X
- 22: X
- VDD3
- NC1
- NC2
- NC3
- NC4
- NC5
- NC6
- NC7
- 9: GND1
- 16: GND2
- 23: GND3
- 32: GND4
- 33: PGND
- 12: Reserved

Connections:

- Pin 3 (TPM_BADD) to Pin 14 (X)
- Pin 6 (LPC_ADO_R) to Pin 22 (X)
- Pin 7 (LPC_AD1_R) to Pin 1 (X)
- Pin 8 (LPC_AD2_R) to Pin 8 (X)
- Pin 18 (LPC_ADS_R) to Pin 23 (X)
- Pin 15 (CLK_LPC_TPM) to Pin 9 (GND1)
- Pin 20 (LPC_PFRAME#) to Pin 16 (GND2)
- Pin 21 (PCT_RST#) to Pin 23 (GND3)
- Pin 27 (SERIRQ) to Pin 32 (GND4)
- Pin 28 (PM_CLKRUN#) to Pin 33 (PGND)
- Pin 13 (X) to Pin 3 (X)
- Pin 16 (X) to Pin 6 (X)
- Pin 4 (X) to Pin 1 (X)
- Pin 5 (X) to Pin 8 (X)
- Pin TEST to Pin 12 (Reserved)

SA00008ELC0


SA00008EL40, 5 IC NPCT650A8BYX QFN 32P TPM1.2

SA00008EL40, 5 IC NPCT650A8BYX QFN 32P TPM1.2 FW 5.81.2.1

SA00008ELC0, 5 IC NPCT650A8BYX QFN 32P TPM2.0 FW 1.3.1.0

CLK_LPC_TPM RW4 1 2 33 0402 5% CW7 1 2 22P 0402 50V83

@EMI@ **@EMI@**




PIN	ETU801	SA464K-2200
1	+FP_VCC(5V)	+FP_VCC(3V)
2	USBP	D+
3	USBN	D-
4	GND	GND
5	NC	NC
6	NC	NC
7		NC
8		NC


Security Classification	Compal Secret Data		
Issued Date	2016/11/04	Deciphered Date	2018/11/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title			
KB & TP & TPM & LID & FP			
Size	Document Number		Rev
Custorn	C5V01 M/B LA-E892P		1A
Date:	Thursday, April 06, 2017	Sheet 38 of 57	


FAN1 Conn



Screw Hole




Reset Circuit





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN & Screw Hole & Reset	
				Size	Rev
				Custom	1.A
				C5V01 M/B LA-E892P	
Date:		Thursday, April 06, 2017		Sheet 39 of 57	

DC Interface




For Power ON/Off Sequence




+3VS to +3VSDGPU AON for GPU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface Document Number C5V01 M/B LA-E892P	
				Size Custom	Rev 1.A
				Date: Thursday, April 06, 2017	Sheet 40 of 57




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2016/11/04	Deciphered Date	2018/11/04	Title
					PWR DCIN / Pre-charge
		THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Rev
					0.1
					Date: Thursday, April 06, 2017
					Sheet 41 of 57

2013/07/23
change PC5 and PC6 function field from 37.1 to 47.1



Need check the SOA for inrush

[illegible]
$$\begin{aligned} \text{VILIM} &= 20 \cdot \text{ILIM} \cdot \text{Rsr} \\ \text{ILIM} &= 3.3 \cdot 100 / (100 + 316) / 20 / 0.01 \\ &= 3.966 \text{ A} \end{aligned}$$

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Module model information

RT6575D_DMOS_single_V1.mdd
RT6575D_DMOS_dual_V1.mdd

H/S Rds(on):typ:12.4mOhm, max:15.8mOhm
Idsm(TA=25)=13A, Idsm(TA=70)=7.8A
Ploss=0.42W

L/S Rds(on):typ:9.1mOhm, max:11.6mOhm
Idsm(TA=25)=15A, Idsm(TA=70)=9A
Ploss=0.14W


CHOKE:4.7uH, DCR 35mOhm
Ploss=1.77W

Output capacitor ESR need follow
below equation to make sure feed back
loop stability
 $ESR=20mV \cdot L \cdot f_{sw} / 2V$

POK need pull high, it
will pull high on Vs
transfer circuit

5V-OCp=13.5A
3V-OCp=8.9A

Security Classification		Compal Secret Data		Title	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	CSV01 M/B LA-E892P
				Date	Thursday, April 06, 2017
				Sheet	44 of 57
				Rev	0.1



Pin19 need pull separate from +1.35VP.
If you have +1.35V and +0.675V sequence question,
you can change from +1.35VP to +1.35VS.

0.6Volt +/- 5%
TDC 0.7A
Peak Current 1A

$$V_{out} = 0.75V * (1 + R_{up}/R_{down}) = 0.75V * (1 + (6.19/10)) = 1.21V$$

$$V_{out} = 0.8V * (1 + (21.5/10)) = 2.52V$$


Mode	Level	+0.6VSP	VTTREF_1.2V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off


MOSFET: 3x3 DFN
H/S Rds(on): 27mohm(Typ), 32mohm(Max)
Idsm: 7.5A@Ta=25C, 5.5A@Ta=70C
L/S Rds(on): 13mohm(Typ), 15.8mohm(Max)
Iqsm: 12A@Ta=25C, 10.5A@Ta=70C
Choke: 7x7x3
Rdc=14mohm(Typ), 15mohm(Max)
Switching Frequency: 538kHz
Ipeak=7.5A
Iocp=Ipeak*1.2A
OVP: 110%-120%
VFB=0.75V, Vout=1.365V
MOSFET footprint: SIS412DN

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	RT8207P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	C5V01 M/B LA-E892P
				Date	Thursday, April 06, 2017
				Sheet	45 of 57
				Rev	0.1


EN pin don't floating
If have pull down resistor at HW side, pls delete PR702



Current limit = 4.7A(min)
0.4%




$$V_{out} = 0.8V * (1 + R_{up}/R_{down})$$
$$V_{out} = 0.8V * (1 + (12.7/10)) = 1.816V$$



$$V_{out} = 1.24 * (1 + 88.7/10) = 12.2V$$

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SY8032
Size	C	Document Number	C5V01 M/B LA-E892P	Rev
Date	Thursday, April 06, 2017	Sheet	47	of 57





SA
pop: 22uF_0603*9
1uF_0201*7
unpop: 22uF_0603*3

220uF*1
1uF*8
0.47uF*4
unpop: 8
22uF*1

2016/10/26
VCORE Output Capacitor:
U42
22uF_0603*39
1uF_0201*35
UNPOP *3
22_0603*3

2016/10/26
VCORE Output Capacitor:
U22
22uF_0603*33
1uF_0201*35
UNPOP
22_0603*9
220uF *3


Security Classification		Compal Secret Data		Power Train	
Issued Date	2016/11/04	Dispersed Date	2018/11/04	Doc Number	C5V01 M/B LA-P892P
THIS SHEET OF DRAWINGS IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Rev	0.1	Rev	0.1	Rev	0.1
DATE	Thursday, April 28, 2017	DATE	Thursday, April 28, 2017	DATE	Thursday, April 28, 2017

Compal Electronics, Inc.

[illegible]Table 6. EDP-Continuous ³Table 7. Output EDP-ContinuousTable 7. EDP-Peak ³Table 8. Output EDP-Peak

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power Train		
				Size	Document Number	Rev
				C5V01 M/B LA-E892P		0.1
Date:	Thursday, April 06, 2017	Sheet	51	of	57	

SY8032_V2.mdd




Note:
When design $V_{in}=5V$, please stuff snubber
to prevent V_{in} damage

$$\begin{aligned} V_{out} &= 0.6V \cdot (1 + R_{up}/R_{down}) \\ &= 0.6V / (1 + (7.68/10)) = 1.061 \quad (1.01\%) \\ &= 0.6V \cdot (1 + (7.87/10)) = 1.072 \quad (2.1\%) \\ V_{out} &= 0.6V \cdot (1 + (6.81/10)) = 1.0086V \end{aligned}$$

Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	Power Train		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev.	
					CSV01 M/B LA-E892P	0.	
Date:				Thursday, April 06, 2017	Sheet	52	of 57

R1, R2, R3, R4, R5, C are based on VGA type to set.

R1 N16S_VGA@ PR1209 20K_0402_1%
R2 N16S_VGA@ PR1208 20K_0402_1%
R3 N16S_VGA@ PR1211 2K_0402_1%
R4 N16S_VGA@ PR1210 10K_0402_1%
R5 N16S_VGA@ PR1224 0.0402_5%
C N16S_VGA@ PC1210 2700P_0402_50V7K



PWM-VID Specification

	Config B
Vmin	V 0.6
Vmax	V 1.2
Vboot	V 0.9
Voltage Step Vstep	mV 6.25
Number of Voltage Levels N	level 96
PWM Frequency F _{PWM}	MHz 1.125
PWM Minimum Pulse Width T _{DMIN}	ns 9.26
VID Transient Time T	us <100
Component Value	
R1 (1%)	KΩ 20
R2 (1%)	KΩ 20
R3 (1%)	KΩ 2
R4 (1%)	KΩ 18
R5 (1%)	KΩ 0
C	nF 2.7

N17x DG-07875-001_v08.pdf:

Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification	Unit	Config
Vmin	V	0.3
Vmax	V	1.3
Vboot	V	0.8
Voltage Step Vstep	mV	6.25

Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification	Unit	Config
Number of Voltage Levels N	level	160
PWM Frequency F _{PWM}	kHz	675
PWM Minimum Pulse Width T _{DMIN}	ns	9.26
VID Transient Time T	us	<100
Component Value		
R1 (1%)	KΩ	6.19
R2 (1%)	KΩ	20.5
R3 (1%)	KΩ	4.32
R4 (1%)	KΩ	16.5
R5 (1%)	KΩ	0.309
C	nF	4.7

Table 6. EDP-Continuous³

Products	VRAM Type	GPU Core
N16S-GMR	GDDR5	19.0
	DDR3/L	21.0
N16S-GTR	GDDR5 @ 2.0 GHz	26.5
	GDDR5 @ 2.5 GHz	26.5
	DDR3/L	26.0
N16S-GXR	GDDR5	35.4

Table 7. EDP-Peak³





Products	VRAM Type	GPU Core
N16S-GMR	GDDR5	34.0
	DDR3/L	39.5
N16S-GTR	GDDR5 @ 2.0 GHz	53.0
	GDDR5 @ 2.5 GHz	53.0
	DDR3/L	51.0
N16S-GXR	GDDR5	54.0

Table 7. Output EDP-Continuous

	NVVD	GPU FBIO	FB Total ⁵	1.0V Total ¹	1.8V Total ²
Product	(A)	(A)	(A)	(A)	(A)
N17S-G1	29.7	2.0	3.4	0.1	0.3
N17S-LG	15.3	1.9	2.8	0.1	0.2

Table 8. Output EDP-Peak

	NVVD	GPU FBIO	FB TOTAL ⁴	1.0V Total ¹
Product	(A)	(A)	(A)	(A)
N17S-G1	59.2	3.2	6.6	0.2
N17S-LG	49.6	3.2	6.6	0.2



Security Classification	Compal Secret Data			Compal Electronics, Inc.				
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	Power Train			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev		
				CSV01 M/B LA-E892P			0.1	
				Date:	Thursday, April 06, 2017	Sheet	54	of

Version change list (P.I.R. List)

Page 1 of 1
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
01	prevent part damage				PC410 and PC411 change to 0603 size	1/23	DVT
02	reduce part count				PR515,PR804,PR806,PR812,PR813,PR865,PR847,PR860,PR876,PR863,PR852,PR864,PR875,PR901,PR912,PR904,PR913,PR914 change to R-short	1/23	DVT
03	voltage level too high	3.37V change to 3.33V			PR402 change to 13.3K from 13.7K	1/23	DVT
04	SPOK voltage level				PR407 change to 20K from 100K	1/23	DVT
05	SMT	close SMT stencil problem			PJ9001, PJ9002, PJ9003 change to 0.2m ohm	1/23	DVT
06	DC S5 power consumption	meet DC S5 2.5mA spec			PR209 change to 750K from 10K PR211 change to 150K from 2K	1/23	DVT
07	prevent shortage				PL907 change to common part SH00001ED00 PQ502 change to AON7506	1/23	DVT
08	For N17s colay N16S				add PR1015 Oohm and PC1018 for transient PR1009 change to Oohm from R-Short PR1013 change to Oohm from 100 ohm	1/23	DVT
09	For power sequence				PC1218 change to unpop for rise time PR1231 change to 1K from 20K for sequence PR1003 change to 100K from 1M PR1002 change to Oohm from 40.2K	1/23	DVT
10	For EMI request				PJ301 change to PL301	1/23	DVT
11	CPU transient	meet CPU spec			PR805 change to 1.69K from 1.78K PR814 change to 806ohm from 1K PR874 change to 97.6k from 93.1K PC821 change to 0.22u from 0.1uF PC820 change to 8200P from 0.01uF PR836 change to 63.4K from 69.8K PR846 and PR867 change to 3.09K from 3.32K PC9002,PC9003,PC9099,PC9098,PC9014,PC9091,PC9048 change to dummy	2/8	
12		1. prevent N17S design change 2. 5V voltage change to 5.2V 3. HW request 4. add filter 5. for mode change			1. PR701,PR1204,PR718,PR1201,PR1217 change to Oohm from R-short 2. PR401 change to 31.6k from 30.9K 3. add PR1232 for VGA CORE PG and PU to +3VS_1.8VSDGPU_AON. 4. PR1223 change to un-pop PC836 and PC837 change to pop PR875 and PR876 change to 10ohm PR908 change to 0 ohm 5. PU901 and PU902 change to NCP81151MNTBG_DFN8_2X2 PU903 change to NCP81253MNTBG_DFN8_2X2	2/9	
13		power squence			PC1209 change to unpop PR1231 change to R-short	2/10	
14		5V OCP level change			PR406 change 105K from 107K	2/19	
15		VGA Voltage overshoot reduce part count VRAM fix 1.35V			add PC1232 0.033uF PR718,PR1015,PR1013,PR1101,PR1204,PR1201,PR1217,PR1002change to R-short PR1010,PQ1001,PR1009,PR1011 remove from BOM	3/15	
16		component rating Add RC delay			PC1215 and PC1219 size change to 0603 from 0402 PR320 change to 499 ohm PC323 change to pop 2.2uF	3/24	

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/10/02	Deciphered Date	2016/11/10	Title	PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	B5W1S M/B LA-D671P	0.2
				Date:	Thursday, April 06, 2017	Sheet 55 of 57

HW Schematic chang list (P.I.R)

Item	Page	Date	Rev.	Reason for change	Modify Item
1	35	1/23	1.0	Type-C change connector	JUSB4 Symbol change to LOTES_AUSB0249-P001A_24P-T
2	38	1/23	1.0	Modify BOM structure	LK2, DK2 Change to FPENC@
3	39	1/23	1.0	ME Drawing update	H30,H29 Change to H_3P2
4	30	1/23	1.0	Update for SD Card write protect issue	Add QL1 & RL20, RL21, RL22 for SD_WP inverter circuit
5	31,33,35	1/23	1.0	Change 0 ohm to R-Short	RM9,RO3,RS10,RM23,RS37,RS38 Change to R-short
6	19	1/23	1.0	For acer lesson learnt V1.7	RD202 Change to 0 ohm (DDR_DRAMRST#)
	11				Reserve CC131 on EC_VCCST_PG
	11				Add RC20 10_0402_5% ohm (PCH_PWROK)
	15				POP CC123 AND Change to 10U_0603
7	36	1/23	1.0	Cap. package Change	CS24 Change to 0402 package
8	33	1/23	1.0	Remove un-use connector	Del JHDD1
9	31	1/23	1.0	Follow ESD request	POP CM15 with 1000pf
10	22	1/23	1.0	Update VGA Power Sequence(+1.05VS_1.0VSDGPU)	Unpop RV103, CV231 Add RV188 from VGA_CORE_PG
11	32	1/23	1.0	EMI Requirement change to 220ohm bead	Change RA34 to SM01000NY00(BLM15PX221SN1D) with EMI@
12	22	2/7	1.0	Add N17S Component for BOM Select	Add UGPU1 SA0000ANV00 with N17SG1@ Change BOM structure from GTR@ to N16SGTR@ Del UGPU1 for GMR1@ Add X7607@,X7608@,X7609@
13	12,35	2/7	1.0	Change 0 ohm to R-Short	RC195, RC204, RS1,RS2,RS3,RS4,RS5,RS6,RS7,RS8 change to R-Short
14	33	2/7	1.0	Adjust SATA TX redirver EQ for Parada IC	RO17, RO18 and RO19 change to X76PAR@
15	33	2/7	1.0	Update SATA redriver circuit for TI IC	Reserved RO26, RO27 with BOM strurture @ Add RO17, RO18 (4.7K), RO19, RO21 (0 ohm) with X76TI@
16	29,22	2/7	1.0	BOM Change	Pop CC58 with 10uF, unpop CC59
17	40	2/7	1.0	Update VGA Power Sequence	CV238, CV239 change to 680PF
18	8	2/7	1.0	Add CPU PN for DVT	Add UC1 PN for Intel i3,i5,i7 CPU
19	13,35	2/7	1.0	Remove un-use USB port(Port9)	Del LS24
20	35	2/7	1.0	Bom Change , pull up resistor change to 100K ohm	RS20, RS40,RS41 value change to 100k ohm
21	36	2/7	1.0	Cancel solder mask on co-lay pin	LS1,LS3,LS4,LS6 cover solder mask (footprint update)
22	36	2/8	1.0	For acer lesson learnt V1.7	CC65.1 change to PCH_PWROK_R
23	18	2/8	1.0	Adjust Crystal Cap value	CC128,CC129 change to 27pF
24	8	2/8	1.0	Update PCB PN	Add DAZ20X00201 and DA8001AU010 for PCB
25	32	2/8	1.0	Update BOM Structure	Change RA35 BOM Structure to EMI@
26	22	2/10	1.0	For N17S GC6 Discharge Sequence	Add DV10 Add RV189, CV263, DV11
27	9	2/10	1.0	Remove BIOM ROM socket (Debug only)	Del JC1
28	7,11,36	2/13	1.0	For acer lesson learnt V1.7	Add CC132 Change to 1000pF --> CC50, CC53,CC131,CS24,CC65
29	36	2/13	1.0	Change Cap material for Z-High issue	Change CS25 to SGA00009M00
30	21,30	2/15	1.0	Change R for 25M/27M Crystal	Change R4961 and RL14 to 1K
31	21	2/16	1.0	Change 27MHz Material	X2000 change from SJ10000UI00 to SJ10000TQ00
32	18	2/16	1.0	Connect UC1.F65/G65 to GND, Change AY3, AY71 NC	Add RC237, Change RC182,RC183 to 0 ohm(@)

HW Schematic chang list (P.I.R)

[illegible]

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	HW-P.I.R page1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				C5V01 M/B LA-E892P		1A
				Date	Thursday, April 20, 2017	
					Sheet 57 of 57	