


# FJ1 BLOCK DIAGRAM





Title			FJ1 BLOCK DIAGRAM
Size	Document Number	FJ1 MAIN BOARD	
Custom			Rev 1A
Date	Friday, June 22, 2007	Sheet	1 of 44


## PAGE LIST

01--System Block Diagram	26--MINI PCIE /SIM/BTOOTH
02--SCHEMATIC PAGE LIST	27--OZ711 (1/2)/3 IN1 / SMART CARD CONN
03--CLOCK G_IC3365	28--OZ711 (2/2) NC
04--Merom CPU (POWER/NC)	29--NEW CARD
05--Merom Processor(Power/NC)	30--DOCKING CN/ KB /LCM/SW
06--Thermal Sensor and FAN	31--SATA/MDC/TPM/GSENSOR/ ODD
07--Crestline_A(HOST)	32--LAN MARVELL 88E8055
08--Crestline_B(VGA,DMI)	33--EC Controller
09--Crestline_C(DDR2)	34--AUDIO AL262 1/2
10--Crestline_D(VCC,NCTF)	35--AUDIO AL262 2/2
11--Crestline_E(Power)	36--RESET
12--Crestline_F(VSS)	37--CPU CORE POWER
13--DDRII RES.ARRAY	38--LDO/SWITCH
14--DDRII SO-DIMM(200P)	39--BATTERY
15--ICH8-M HOST(1 of 4)	40--CHARGER
16--ICH8-M PCIE(2 of 4)	41--5VPMU/5VSTD/3VPMU/3VSTD
17--ICH8-M GPIO(3 of 4)	42--1.8V_DIMM
18--ICH8-M Power(4 of 4)	43--BATTERY CN
19--LVDS/CRT	44--1.05V/ETC0
20--CRT SW/GLIDE PAD/StickPoint	45--A stage to B stage change list
21--DVI Transfer SI 1368	
22--SUPER I/O	
23--COM /PARALLEL PORT	
SPI BIOS/USB port/TV CONN	
25--BENN	


## POWER\_Control\_Tree



			
QUANTA COMPUTER			
Title: SCHEMATIC PAGE LIST			
Size: Custom	Document Number: FJ1 MAIN BOARD	Rev: 1A	
Date: Monday, June 25, 2007		Sheet: 2 of 44	



14.318MHz  
XTL-5\_3X3\_2-3\_B-1\_2H






CPU Clock select

ECL1



FBC BSEL2	F3B BSEL1	F3A BSEL0	CPU	SRC	PCI	REF	USB	DOT	Spread %
0	0	0	266.66	100	33.33	14.318	48	96	0.5 Down
0	0	1	133.33	100	33.33	14.318	48	96	0.5 Down
0	1	0	200.00	100	33.33	14.318	48	96	0.5 Down
0	1	1	166.66	100	33.33	14.318	48	96	0.5 Down
1	0	0	333.33	100	33.33	14.318	48	96	0.5 Down
1	0	1	100.00	100	33.33	14.318	48	96	0.5 Down
1	1	0	400.00	100	33.33	14.318	48	96	0.5 Down
1	1	1	200.00	100	33.33	14.318	48	96	0.5 Down






**QUANTA COMPUTER**

File: **CLOCK G\_IC365**

Size: Custom Document Number: **FJ1 MAIN BOARD** Rev: 1A

Date: Monday, June 25, 2007 Sheet: 3 of 44




Place C close to the CPU\_TEST4 pin. Make sure CPU\_TEST4 routing is reference to GND and away from other noisy signal.

FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0


ITP disable guidelines









Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the ITP
TMS	39 ohm +/- 1%	VTT	Within 2.0" of the ITP
TRST#	500-680ohm +/- 5%	GND	Within 2.0" of the ITP
TCK	27 ohm +/- 1%	GND	Within 2.0" of the ITP
TDO	150 ohm +/- 5%	VTT	Within 2.0" of the ITP

Note: Populate R5, R8, C372 & R430 when ITP connector is populated.



Comp0,2 connect with Zo=27.4ohm, Comp1,3 connect with Zo=55ohm, make those traces length shorter than 0.5". Trace should be at least 25 mils away from any other toggling signal.






Layout out:  
Place these inside socket cavity on North side secondary.



8 inside cavity, north side, secondary layer.  
8 inside cavity, south side, secondary layer.  
8 inside cavity, north side, primary layer.  
8 inside cavity, south side, primary layer.

PWR\_CPUCORE 6,37  
PWR\_1.5VMIN 11,15,18,26,29,38,41  
PWR\_1.05VMIN 4,7,10,11,15,18,41,44


# Thermal Sensor



# FAN CONN




		<b>QUANTA COMPUTER</b>
Title: <b>Thermal Sensor and Fan</b>		
Size: Custom	Document Number: <b>FJ1 MAIN BOARD</b>	Rev: 1A
Date: Monday, June 25, 2007	Sheet: 6 of 44	






965GM P/N: AJ0QN120T45  
 965PM P/N: AJ0QN140T46

<b>QUANTA COMPUTER</b>	
Title <b>Crestline A (HOST)</b>	
Size Custom	Document Number <b>FJ1 MAIN BOARD</b>
Date Monday, June 25, 2007	Rev 1A
Sheet 7	of 44



W22 update  
--- MA14 needs  
to be routed if  
customers are  
planning on  
using 2Gb  
technology and  
width8 (by 8)  
DIMMs

Layout Note:  
Location of all MCH\_CFG strap  
resistors needs to be close to  
minimize stub.



**DMI X2 Select**

MCH_CFG5	Low = DM2 High = IDMX4(Default)
----------	------------------------------------

**FSB Dynamic ODT**

MCH_CFG16	Low = ODT Disable High = ODT Enable(Default)
-----------	---

**PCI Express Graphics**

MCH_CFG3	Low = Reverse Lane High = Normal operation(Default)
----------	--

**DMI Lane Reversal**

MCH_CFG19	Low = Normal operation(Default) High = Reverse Lane
-----------	--

**SDVO/PCIE Concurrent operation**

MCH_CFG20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO and PCIE X1 are operating simultaneously via the PEG port
-----------	---

QUANTA  
COMPUTER


Title: Crestline B (VGA,DMI)

Size: Custom  
Document Number: FJ1 MAIN BOARD  
Rev: 1A

Date: Monday, June 25, 2007  
Sheet: 8 of 44




14 M\_A\_DQ[63:0]



CRESTLINE\_1p0

14 M\_B\_DQ[63:0]



CRESTLINE\_1p0

SB\_BS\_0




**QUANTA COMPUTER**

Crestrline\_C (DDR2)

Size Custom Document Number FJ1 MAIN BOARD Rev 1A

Date: Monday, June 25, 2007 Sheet 9 of 44



**QUANTA COMPUTER**  
**Crestline\_D (VCC,NCTF)**  
 Title: Crestline\_D (VCC,NCTF)  
 Size: Custom Document Number: FJ1 MAIN BOARD Rev: 1A  
 Date: Monday, June 25, 2007 Sheet: 10 of 44



**LVDS Disable/Enable guideline**  
External VGA with EV@part, Internal VGA with IV@ part

Signal	If DVD Disable LVDS Disable	If DVD enable LVDS enable
VCCD_LVDS	GND	1.8V
VCCA_LVDS	GND	1.8V
VCC_TX_LVDS	GND	1.8V

**CRT/TV Disable/Enable guideline**  
External VGA with EV@part, Internal VGA with IV@ part

Ball	Enable	Disable	Ball	Enable	Disable
VCCA_CRT_DAC	3.3V	GND	VCCA_TVC_DAC	3.3V	GND
VCCD_CRT	1.5V	GND	VCCD_TV_DAC	1.5V	1.5V
VCCD_QDAC	1.5V	GND	VCCA_DAC_BG	3.3V	GND
VCCA_TVA_DAC	3.3V	GND	VSS_DAC_BG	GND	GND
VCCA_TV_DAC	3.3V	GND	VCCSYNC	3.3V	GND



IV&EV Dis/Enable setting

**QUANTA  
COMPUTER**

**Crestline\_E (Power)**

File: \_\_\_\_\_  
 Part: \_\_\_\_\_  
 Date: \_\_\_\_\_



**QUANTA COMPUTER**


File: **Crestline\_F (VSS)**

Size: Custom    Document Number: **FJ1 MAIN BOARD**    Rev: 1A




Date: Monday, June 25, 2007    Sheet: 12 of 44

# DDRII DUAL CHANNEL A,B.


## DDRII A CHANNEL



## DDRII B CHANNEL







**SB Strap**

ICH8-M Internal VR Enable strap (Internal VR for Vccsus1\_05, Vccsus1\_5 and VccCl1\_5)





INTVRMEN	Low = Internal VR disable High = Internal VR enable(Default)
----------	---




ICH8-M LAN100\_SLP Strap (Internal VR for VccLAN1\_05 and VccCl1\_05)

LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)
------------	---

**XOR Chain Entrance Strap**

ICH8_RSVD	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIe port config bit 1









CHECK LIST suggest pull up 10k

**A16 SWAP Override strap**

PCI_GNT#3	Low = A16 swap override enabled High = Default
-----------	---

**ICH8 Boot BIOS select**

PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC







**QUANTA COMPUTER**


Title: ICH8-M PCIE (2 of 4)

Size: Custom Document Number: FJ1 MAIN BOARD Rev: 1A

Date: Monday, June 25, 2007 Sheet: 16 of 44








**QUANTA**  
**COMPUTER**


Title: ICH8-M Power (4 of 4)  
Size: Custom Document Number: FJ1 MAIN BOARD Rev: 1A  
Date: Monday, June 25, 2007 Sheet: 18 of 44

### LVDS CONN

CAMERA



### PANEL VCC CONTROL




EC3


Only for A stage CN5 pin define      After B stage CN5 pin define




CN5	CN5 footprint	CN5	CN5 footprint
pin1	pin1	pin1	pin1
pin2	pin3	pin2	pin2
pin3	pin5	pin3	pin3
pin20	pin39	pin20	pin20




GLIDE PAD CONN




EC38 Stick Point CONN



CRT SW CIRCUIT






		QUANTA COMPUTER
Title <b>CRT SW/GLIDE PAD/StickPoint</b>		
Size Custom	Document Number <b>FJ1 MAIN BOARD</b>	Rev 1A
Date Monday, June 25, 2007	Sheet 20 of 44	






EMI request the value change from 0.1u to 0 ohm and 300ohm to 100ohm. R343,R344,R345,R346,C469,C470,C471



		<b>QUANTA COMPUTER</b>	
		Title: <b>DVI Transfer SI 1368</b>	
Size: Custom	Document Number: <b>FJ1 MAIN BOARD</b>	Date: Monday, June 25, 2007	Rev: 1A
Date: Monday, June 25, 2007		Sheet: 21	of: 44







QUANTA COMPUTER			
Title: SUPER I/O			
Size: Custom	Document Number: FJ1 MAIN BOARD	Rev: 1A	
Date: Monday, June 25, 2007	Sheet: 22 of 44		



16Mbit (1M Byte), SPI



USB Interface




**QUANTA COMPUTER**

File: **SPI BIOS/USB port/TV CONN**

Size: Custom Document Number: **FJ1 MAIN BOARD** Rev: 1A

Date: Monday, June 25, 2007 Sheet: 24 of 44





	Y5	Y6
R441	150 ohm	10 ohm
R442	82 ohm	10 ohm
R443	270 ohm	10 ohm
D90	NOJNT	No mount
R103	2M ohm	No mount
C588	8.2P	No mount


**QUANTA COMPUTER**

Files: **BENN**


Size: Custom | Document Number: **FJ1 MAIN BOARD** | Rev: 1A

Date: Monday, June 25, 2007 | Sheet: 25 of 44


### MINI CARD PCI-E




### PCI-E Mini Card for 3G



### Bluetooth CONN.



### SIM CARD





**QUANTA COMPUTER**

File: **MINI PCIE/SIM/BTOOTH**



Size: Custom Document Number **FJ1 MAIN BOARD** Rev: 1A

Date: Monday, June 25, 2007 Sheet: 26 of 44







QUANTA COMPUTER			
Title: OZ711 (NC)			
Size: Custom	Document Number: FJ1 MAIN BOARD	Rev: 1A	
Date: Monday, June 25, 2007	Sheet: 28	of 44	







**NEW CARD EXPRESS CARD SLOT**




		<b>QUANTA COMPUTER</b>
Title <b>NEW CARD</b>		
Size Custom	Document Number <b>FJ1 MAIN BOARD</b>	Rev <b>1A</b>
Date Monday, June 25, 2007	Sheet 29	of 44




Keyboard CONN




SW BOARD CONN




LCM CONN



M/B TOP VIEW



SW/B TOP VIEW




**QUANTA COMPUTER**

File: **DOCKING CN / KB / LCM / SW**


Size: Custom Document Number: **FJ1 MAIN BOARD** Rev: 1A

Date: Monday, June 25, 2007 Sheet: 30 of 44


SATA CONN.




G-SENSOR




TPM CONN.



BAY CONN/ODD CONN






MDC CONN







**QUANTA COMPUTER**  
SATA/MDC/TPM/GSENSOR

Size: Custom Document Number: **FJ1 MAIN BOARD** Rev: 1A


Date: Monday, June 25, 2007 Sheet: 31 of 44



- 30 TRD0+ DOCK
- 30 TRD0- DOCK
- 30 TRD1+ DOCK
- 30 TRD1- DOCK
- 30 TRD2+ DOCK
- 30 TRD2- DOCK
- 30 TRD3+ DOCK
- 30 TRD3- DOCK




Cable To LAN CONN




Cable To LAN RJ45



M/B TOP VIEW



TOP VIEW




**QUANTA COMPUTER**


Title: LAN MARVELL 88E8055


Size: Custom Document Number: FJ1 MAIN BOARD Rev: 1A

Date: Monday, June 25, 2007 Sheet: 32 of 44






 <b>QUANTA COMPUTER</b>		<b>EC Controller</b>	
		Size: Custom Document Number: <b>FJ1 MAIN BOARD</b> Date: Monday, June 25, 2007	Rev: 1A Sheet: 33 of 44




<b>QUANTA COMPUTER</b>		Title <b>AUDIO AL262 1/2</b>	
		Size Custom	Document Number <b>FJ1 MAIN BOARD</b>
Date: Monday, June 25, 2007		Sheet 34 of 44	Rev 1A


INT\_MIC












INT\_MIC



INT\_MIC\_STEREO



INT\_MIC\_CN











**QUANTA COMPUTER**

File: **AUDIO AL262 2/2**


Size: Custom Document Number: **FJ1 MAIN BOARD** Rev: 1A

Date: Monday, June 25, 2007 Sheet: 35 of 44

# POWER SEQUENCE



# POWER\_Control\_Tree





**QUANTA COMPUTER**

Title: **RESET**

Size: Custom Document Number: **FJ1 MAIN BOARD** Rev: 1A

Date: Monday, June 25, 2007 Sheet: 36 of 44













- 5 CPU\_VIDD
- 5 CPU\_VID1
- 5 CPU\_VID2
- 5 CPU\_VID3
- 5 CPU\_VID4
- 5 CPU\_VID5
- 5 CPU\_VID6

- 4 PS#
- 36,44 C3REON
- 4,8,15 H\_DPRSTP#
- 8,17 DPRSLPVR

16,17,18,19,25,26,29,31,32,36,41 PWR\_3VSTD

3,6,14,20,23,25,27,31,43 PWR\_3VSUS

32,41 PWR\_3VLAN











**QUANTA COMPUTER**

Title: **LDO/SWITCH**

Size: Custom Document Number: **FJ1 MAIN BOARD** Rev: 1A


Date: Monday, June 25, 2007 Sheet: 38 of 44









		QUANTA COMPUTER
Title <b>CHARGER</b>		
Size	Document Number	Rev
Custom	FJ1 MAIN BOARD	1A
Date: Monday, June 25, 2007	Sheet	40 of 44









		<b>QUANTA COMPUTER</b>
Title: <b>5VPMU/5VSTD/3VPMU/3VSTD</b>		
Size: Custom	Document Number: <b>FJ1 MAIN BOARD</b>	Rev: 1A
Date: Monday, June 25, 2007	Sheet: 41	of 44






		QUANTA COMPUTER
Title		1.8V DIMM
Size	Document Number	FJ1 MAIN BOARD
Date	Monday, June 25, 2007	Sheet 42 of 44
Rev	1A	



- 40 PWR\_DCIN3
- 40 PWR\_BATT1
- 39,40 PWR\_CHARGE2
- 37,39,41,42,44 PWR\_1



36.37 COREON



		QUANTA COMPUTER
Title		1.05V/ETCO
Size	Document Number	FJ1 MAIN BOARD
Date	Monday, June 25, 2007	Sheet 44 of 44
Rev	1A	

EC1-Page 03--Delete the R24,R25,R31 ,R32 ,for layout space. EC50-Page42 --Add PR245 and PC205 for EMI issue.

EC2-Page 19--change HSYNC1 VSYNC1 NET Name for correct net. EC51-Page44 --Add PR247 and PC207 for EMI issue.

EC3-Page 19--change CN5 LVDS pin define for machth footprint.

EC4-Page 21--change NET Name to SDVO\_AVCC for correct link.

EC5-Page 24--change CON13 NET for reverse type

EC6-Page 25--change 32.768K circuit for material shortage and cost issue.

EC7-Page 30--SWAP USB20\_P5+ USB20\_P5- ,CN9 #96,97 net for correct layout.

EC8-Page 11--Add two 0805 Capacitor on 220uf/330uf co-layout for layout issue and cost issue.  
C36,C85,C89,C105,C116,C126,C127,C133,C151,C155,C144,C207,C217,C251,C415

EC10-Page 41--change PWROK\_PMU reset signal circuit for material shortage and cost issue.

EC11-Page 41--ADD C583,C584,C585,C587 on PWR\_1 to GND for customer layout request.

EC12-Page 11--ADD R216 for reserve the layout pad.

EC13-Page 18--Change from R226 to D21 to avoid the leakage issue.

EC14-Page 27--Add C520 for EMI request.

EC15-Page 31--Delete the CN39 GND for layout issue.

EC17-Page 26--Add C589 0.1uf for Antana team request.

EC18-Page 19--Change R239,R240,R241 to 68ohm bead for EMI request.

EC19-Page 15--Change C223,C225 from 18pf to 15pf to match the frequency stability.

EC20-Page 33--Change C443,C444 to 27pf to match the frequency stability.

EC21-Page 26--Change R449 from 10K to 47Kohm to solve the bluetooth issue.

EC22-Page 26--Add the R467,R468 PAD for debug.

EC23-Page 6--Remove the R454,R455 for Thermal sensor issue.

EC24-Page 24--Add LP5,LP7 commond chock for EMI request.

EC25-Page 30--Add C590,C591,C592,C593 for EMI request.

EC26-Page 21--Change 300ohm to 100ohm and 0.1uf to 0 ohm for EMI request.

EC27-Page 22--Add C594,C595 5pf for EMI request.

EC28-Page 15,25,33--Delete R466,G2,R384,R389 reserve pad.

EC29-Page 30--Add LP6 commond chock for EMI request.

EC30-Page 17--C242,C243 5PF change to populate for EMI solution.

EC31-Page6 --Change Q21,R360 ,R368 to SI2301BDS,470K,47K to increase current.

EC32-Page26 --Reserve the LP8,LP9,LP11 PAD for Antenna team request.

EC33-Page19 --Delete R247 for EMI request.

EC34-Page15 --Change the R142 to 33ohm to solve signal quarlity issue.

EC35-Page15 --Add C229,C230,C231 10pf in BOM for EMI solution.

EC36-Page35 --Add C748,C749,C750,C751 470pf in BOM for EMI solution.

EC37-Page30 --Change LCD cover close curcuit (Add R469,R466,R465,C596,Q34,U30)

EC38-Page20 --Change CN47 net for machedical design issue.

EC39-Page26 --Change CN44 net for machedical design issue.

EC40-Page34 --Change C723 from 4.7uF to 2.2uF for mute issue.

EC41-Page37 --Add PR242, PC201, PR241, PC200 for EMI issue.

EC42-Page39 --Change PR61 from 10mohm to 5mohm for 2nd battrey current sense.

EC43-Page39 --Change PR81 from 330Kohm 5% to 330Kohm 0.1% and PR88 62Kohm 1% to 62Kohm 0.1% and PR90 82K 1% to 82Kohm 0.1% for precisely battery voltage sense.

EC44-Page39 --Change PR85 from 470Kohm 1% to 10Kohm 0.5% for 2nd battrey detect issue.

EC45-Page40 --Change PR113 and PR114 from 10Kohm 5% to 0ohm 5% for battrey charging voltage sense.

EC46-Page40 --Change PR112 from 25mohm to 28mohm due to Quanta side don't have such material (27mohm).

EC47-Page40 --Change PR110 from 49.9Kohm to 39Kohm due to current sense resistor change.

EC48-Page40 --Change PR120 from 33Kohm 1% to 33Kohm 0.5% and PR129 from 18K 1% to 18K 0.5%.

EC49-Page41 --Add PR244 and PC204 for EMI issue.

Title		<Title>
Size	Document Number	Rev
C	<Doc>	1A
Date:	Friday, June 22, 2007	Sheet 45 of 45