

DJ1 Calpella UMA Schematics Document

Arrandale

Intel PCH

2010-04-23

REV : X01

DY : Nopop Component

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Monday, April 26, 2010

Sheet 1 of 90



DJ1 UMA Block Diagram

Project code : 91.4EK01.001
PCB P/N : 48.4EK19.0SB
Revision : 10212-SB



CPU DC/DC	
ISL62882 47, 48	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE
SYSTEM DC/DC	
TPS51218 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT
SYSTEM DC/DC	
RT8205BGQW 46	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW +15V_ALW
SYSTEM DC/DC	
RT8207GQW 50	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF
SYSTEM DC/DC	
TPS51611 53	
INPUTS	OUTPUTS
+PWR_SRC	+CPU_GFX_CORE
MAXIM CHARGER	
BQ24745	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC
SYSTEM DC/DC	
APL5930 51	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN
SYSTEM DC/DC	
Switches 42	
INPUTS	OUTPUTS
+1.5V_SUS +5V_ALW +3.3V_ALW	+1.5V_RUN +5V_RUN +3.3V_RUN
PCB LAYER	
L1: Top L2: VCC L3: Signal L4: Signal L5: GND L6: Bottom	

<Core Design>		
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Block Diagram		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Monday, April 19, 2010	Sheet 2	of 90



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Block Diagram**


Size: A3 Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Friday, April 16, 2010 Sheet: 3 of 90


PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k- 10-k weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-k weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#/GPIO51	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-k pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-k pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-k pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-k weak pull- up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-k weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-k weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SD0	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE2	MiniCard WLAN
LANE3	LAN

USB Table

USB	
Pair	Device
0	USB0 (I/O Board)
1	X
2	USB2
3	USB3
4	X
5	WLAN (I/O Board)
6	X
7	X
8	X
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	X
13	X

Processor Strapping


Calpella Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ESI) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0




<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Table of Content</i>			
Size A3	Document Number DJ1 Calpella UMA	Rev X01	
Date: Friday, April 16, 2010	Sheet 6	of	90

SSID = CLOCK



FSC	0	1
SPEED	133MHz (Default)	100MHz



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator SLG8SP585**

Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 7 of 90

Main:62.10053.601
2nd :62.10040.611
3rd :62.10055.321



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (PCIE/DMI/FDI)**

Size: **DJ1 Calpella UMA**

Date: Thursday, April 22, 2010

Sheet 8 of 90

Rev **X01**



SSID = CPU

18 M_A_DQ[63.0] <<< M_A_DQ[63.0]

18 M_A_BS0 <<< AC3
18 M_A_BS1 <<< AB2
18 M_A_BS2 <<< U7

18 M_A_CAS# <<< AE1
18 M_A_RAS# <<< AB3
18 M_A_WE# <<< AE2

M_A_DQ0	A10	SA_DQ0
M_A_DQ1	C10	SA_DQ1
M_A_DQ2	A7	SA_DQ2
M_A_DQ3	A7	SA_DQ2
M_A_DQ4	B10	SA_DQ3
M_A_DQ5	D10	SA_DQ4
M_A_DQ6	E10	SA_DQ5
M_A_DQ7	A8	SA_DQ6
M_A_DQ8	D8	SA_DQ7
M_A_DQ9	F10	SA_DQ8
M_A_DQ10	E6	SA_DQ9
M_A_DQ11	F7	SA_DQ10
M_A_DQ12	B7	SA_DQ11
M_A_DQ13	E9	SA_DQ12
M_A_DQ14	E7	SA_DQ13
M_A_DQ15	C6	SA_DQ14
M_A_DQ16	H10	SA_DQ15
M_A_DQ17	G8	SA_DQ16
M_A_DQ18	K7	SA_DQ17
M_A_DQ19	J8	SA_DQ18
M_A_DQ20	G7	SA_DQ19
M_A_DQ21	G10	SA_DQ20
M_A_DQ22	J7	SA_DQ21
M_A_DQ23	J10	SA_DQ22
M_A_DQ24	L7	SA_DQ23
M_A_DQ25	M8	SA_DQ24
M_A_DQ26	L9	SA_DQ25
M_A_DQ27	L6	SA_DQ26
M_A_DQ28	K8	SA_DQ27
M_A_DQ29	N8	SA_DQ28
M_A_DQ30	P9	SA_DQ29
M_A_DQ31	AE5	SA_DQ30
M_A_DQ32	AE5	SA_DQ31
M_A_DQ33	AE5	SA_DQ32
M_A_DQ34	AK6	SA_DQ33
M_A_DQ35	AK7	SA_DQ34
M_A_DQ36	AE6	SA_DQ35
M_A_DQ37	AE5	SA_DQ36
M_A_DQ38	AJ7	SA_DQ37
M_A_DQ39	AJ6	SA_DQ38
M_A_DQ40	AJ10	SA_DQ39
M_A_DQ41	AJ9	SA_DQ40
M_A_DQ42	AL10	SA_DQ41
M_A_DQ43	AK12	SA_DQ42
M_A_DQ44	AK8	SA_DQ43
M_A_DQ45	AL7	SA_DQ44
M_A_DQ46	AK11	SA_DQ45
M_A_DQ47	AL8	SA_DQ46
M_A_DQ48	AN8	SA_DQ47
M_A_DQ49	AM10	SA_DQ48
M_A_DQ50	AR11	SA_DQ49
M_A_DQ51	AL11	SA_DQ50
M_A_DQ52	AM9	SA_DQ51
M_A_DQ53	AN9	SA_DQ52
M_A_DQ54	AT11	SA_DQ53
M_A_DQ55	AP12	SA_DQ54
M_A_DQ56	AM12	SA_DQ55
M_A_DQ57	AN12	SA_DQ56
M_A_DQ58	AM13	SA_DQ57
M_A_DQ59	AT14	SA_DQ58
M_A_DQ60	AT12	SA_DQ59
M_A_DQ61	AL13	SA_DQ60
M_A_DQ62	AR14	SA_DQ61
M_A_DQ63	AP14	SA_DQ62
M_A_DQ63	AP14	SA_DQ63

AUBURNDALE

DDR SYSTEM MEMORY A

SA_CK0	AA6	M_CLK_DDR0 18
SA_CK0#	AA7	M_CLK_DDR#0 18
SA_CKE0	P7	M_CKE0 18
SA_CK1	Y6	M_CLK_DDR1 18
SA_CK1#	Y5	M_CLK_DDR#1 18
SA_CKE1	P6	M_CKE1 18
SA_CS0#	AE2	M_CS#0 18
SA_CS1#	AE8	M_CS#1 18
SA_ODT0	AD8	M_ODT0 18
SA_ODT1	AF9	M_ODT1 18
SA_DM0	B9	M_A_DM0
SA_DM1	D7	M_A_DM1
SA_DM2	H7	M_A_DM2
SA_DM3	M7	M_A_DM3
SA_DM4	AG6	M_A_DM4
SA_DM5	AM7	M_A_DM5
SA_DM6	AN10	M_A_DM6
SA_DM7	AN13	M_A_DM7
SA_DQS0#	C9	M_A_DQS#0
SA_DQS1#	E8	M_A_DQS#1
SA_DQS2#	J9	M_A_DQS#2
SA_DQS3#	A9	M_A_DQS#3
SA_DQS4#	AH7	M_A_DQS#4
SA_DQS5#	AK9	M_A_DQS#5
SA_DQS6#	AP11	M_A_DQS#6
SA_DQS7#	AT13	M_A_DQS#7
SA_DQS0	C8	M_A_DQS0
SA_DQS1	E9	M_A_DQS1
SA_DQS2	H9	M_A_DQS2
SA_DQS3	M9	M_A_DQS3
SA_DQS4	AH8	M_A_DQS4
SA_DQS5	AK10	M_A_DQS5
SA_DQS6	AN11	M_A_DQS6
SA_DQS7	AR13	M_A_DQS7
SA_MA0	Y3	M_A_A0
SA_MA1	W1	M_A_A1
SA_MA2	AA8	M_A_A2
SA_MA3	AA3	M_A_A3
SA_MA4	V1	M_A_A4
SA_MA5	AA9	M_A_A5
SA_MA6	V8	M_A_A6
SA_MA7	T1	M_A_A7
SA_MA8	U6	M_A_A8
SA_MA9	AD4	M_A_A9
SA_MA10	T2	M_A_A10
SA_MA11	U3	M_A_A11
SA_MA12	AG8	M_A_A12
SA_MA13	T3	M_A_A13
SA_MA14	V9	M_A_A14
SA_MA15	V9	M_A_A15



19 M_B_DQ[63.0] <<< M_B_DQ[63.0]

M_B_DQ0	B5	SB_DQ0
M_B_DQ1	A5	SB_DQ1
M_B_DQ2	C3	SB_DQ2
M_B_DQ3	B3	SB_DQ3
M_B_DQ4	E4	SB_DQ4
M_B_DQ5	A6	SB_DQ5
M_B_DQ6	D6	SB_DQ6
M_B_DQ7	C4	SB_DQ7
M_B_DQ8	D1	SB_DQ8
M_B_DQ9	D2	SB_DQ9
M_B_DQ10	F1	SB_DQ10
M_B_DQ11	F2	SB_DQ11
M_B_DQ12	C2	SB_DQ12
M_B_DQ13	F5	SB_DQ13
M_B_DQ14	F3	SB_DQ14
M_B_DQ15	G4	SB_DQ15
M_B_DQ16	H6	SB_DQ16
M_B_DQ17	G2	SB_DQ17
M_B_DQ18	J6	SB_DQ18
M_B_DQ19	J3	SB_DQ19
M_B_DQ20	G5	SB_DQ20
M_B_DQ21	G5	SB_DQ21
M_B_DQ22	J2	SB_DQ22
M_B_DQ23	J1	SB_DQ23
M_B_DQ24	J5	SB_DQ24
M_B_DQ25	K2	SB_DQ25
M_B_DQ26	L3	SB_DQ26
M_B_DQ27	M1	SB_DQ27
M_B_DQ28	K5	SB_DQ28
M_B_DQ29	K4	SB_DQ29
M_B_DQ30	N5	SB_DQ30
M_B_DQ31	N5	SB_DQ31
M_B_DQ32	AF3	SB_DQ32
M_B_DQ33	AG1	SB_DQ33
M_B_DQ34	AK1	SB_DQ34
M_B_DQ35	AG4	SB_DQ35
M_B_DQ36	AG3	SB_DQ36
M_B_DQ37	AJ4	SB_DQ37
M_B_DQ38	AJ4	SB_DQ38
M_B_DQ39	AH4	SB_DQ39
M_B_DQ40	AK3	SB_DQ40
M_B_DQ41	AK4	SB_DQ41
M_B_DQ42	AM6	SB_DQ42
M_B_DQ43	AN2	SB_DQ43
M_B_DQ44	AK5	SB_DQ44
M_B_DQ45	AK2	SB_DQ45
M_B_DQ46	AM4	SB_DQ46
M_B_DQ47	AM3	SB_DQ47
M_B_DQ48	AP3	SB_DQ48
M_B_DQ49	AN5	SB_DQ49
M_B_DQ50	AT4	SB_DQ50
M_B_DQ51	AN6	SB_DQ51
M_B_DQ52	AN4	SB_DQ52
M_B_DQ53	AN3	SB_DQ53
M_B_DQ54	AT5	SB_DQ54
M_B_DQ55	AT6	SB_DQ55
M_B_DQ56	AN7	SB_DQ56
M_B_DQ57	AP6	SB_DQ57
M_B_DQ58	AP8	SB_DQ58
M_B_DQ59	AT9	SB_DQ59
M_B_DQ60	AT7	SB_DQ60
M_B_DQ61	AP9	SB_DQ61
M_B_DQ62	AR10	SB_DQ62
M_B_DQ63	AT10	SB_DQ63

AUBURNDALE

DDR SYSTEM MEMORY - B

SB_CK0	W8	M_CLK_DDR2 19
SB_CK0#	W9	M_CLK_DDR#2 19
SB_CKE0	M3	M_CKE2 19
SB_CK1	V7	M_CLK_DDR3 19
SB_CK1#	V6	M_CLK_DDR#3 19
SB_CKE1	M2	M_CKE3 19
SB_CS0#	AB8	M_CS#2 19
SB_CS1#	AD6	M_CS#3 19
SB_ODT0	AC7	M_ODT2 19
SB_ODT1	AD1	M_ODT3 19
SB_DM0	D4	M_B_DM0
SB_DM1	E1	M_B_DM1
SB_DM2	H3	M_B_DM2
SB_DM3	K1	M_B_DM3
SB_DM4	AH1	M_B_DM4
SB_DM5	AL2	M_B_DM5
SB_DM6	AR4	M_B_DM6
SB_DM7	AT8	M_B_DM7
SB_DQS0#	D5	M_B_DQS#0
SB_DQS1#	F4	M_B_DQS#1
SB_DQS2#	J4	M_B_DQS#2
SB_DQS3#	L4	M_B_DQS#3
SB_DQS4#	AH2	M_B_DQS#4
SB_DQS5#	AL4	M_B_DQS#5
SB_DQS6#	AP5	M_B_DQS#6
SB_DQS7#	AR8	M_B_DQS#7
SB_DQS0	C5	M_B_DQS0
SB_DQS1	E3	M_B_DQS1
SB_DQS2	H4	M_B_DQS2
SB_DQS3	M5	M_B_DQS3
SB_DQS4	AG2	M_B_DQS4
SB_DQS5	AL5	M_B_DQS5
SB_DQS6	AP5	M_B_DQS6
SB_DQS7	AR7	M_B_DQS7
SB_MA0	U5	M_B_A0
SB_MA1	V2	M_B_A1
SB_MA2	T5	M_B_A2
SB_MA3	V3	M_B_A3
SB_MA4	R1	M_B_A4
SB_MA5	T8	M_B_A5
SB_MA6	R2	M_B_A6
SB_MA7	R6	M_B_A7
SB_MA8	R4	M_B_A8
SB_MA9	R5	M_B_A9
SB_MA10	AB5	M_B_A10
SB_MA11	P3	M_B_A11
SB_MA12	R3	M_B_A12
SB_MA13	AF7	M_B_A13
SB_MA14	P5	M_B_A14
SB_MA15	N1	M_B_A15



**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (DDR)

Size

Document Number

DJ1 Calpella UMA


Rev

X01


Date: Thursday, April 22, 2010

Sheet 10 of 90


SSID = CPU




PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled




CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port



CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.




VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

<Core Design>


**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU (RESERVED)		Rev
Size	Document Number	DJ1 Calpella UMA		X01
Date:	Friday, April 16, 2010	Sheet	11	of 90

SSID = CPU




2010/04/19
X01



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale
VTT=1.05V; Clarksfield
VTT=1.1V



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
CPU (VCC_CORE)			
Size	Document Number		Rev
	DJ1 Calpella UMA		X01
Date:	Thursday, April 22, 2010	Sheet 12 of	90

SSID = CPU

2010/04/19
X01

+CPU_GFX_CORE

22A




Please note that the VTT Rail
Values are: Auburndale VTT=1.05V
Clarksfield VTT=1.1V

+1.05V_VTT

+1.05V_VTT

18A



CPU/G

AUBURDALE

GRAPHICS

POWER

PEG & DMI

7 OF 9


SENSE
LINES

GRAPHICS VIDS







DDR3 - 1.5V RAILS

1.1V

1.8V



425302_425302_Calpella_S3PowerReduction_WhitePape
Revision 0.7



3A

TC1301

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

SE330U2D5VDM-2GP

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VCC GFXCORE)



Size Document Number

DJ1 Calpella UMA

Date Thursday, April 22, 2010

Sheet 13 of 90

Rev X01



NCTF TEST PIN:
A35, AT1, AT35, B1, A3, A33, A34, AP1, AP35,
AR1, AR35, AT2, AT3, AT33, B34, B35, C1, C35

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
CPU (VSS)

Size	Document Number	Rev
	DJ1 Calpella UMA	X01

Date: Friday, April 16, 2010 Sheet 14 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev

X01

Date: Friday, April 16, 2010

Sheet 15 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev

X01

Date: Friday, April 16, 2010

Sheet 16 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA


Rev

X01

Date: Friday, April 16, 2010

Sheet 17 of 90

SSID = MEMORY




Note:
If SA0 DIM0 = 0, SA1 DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30



If SA0 DIM0 = 1, SA1 DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32

Layout Note:
Place these Caps near
SO-DIMMA.

SSID = MEMORY



SSID = PCH




BOOT BIOS Strap

PCI_GNT#1	PCI_GNT#0	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)



TPAD14-GP TP2116
TPAD14-GP TP2117
TPAD14-GP TP2103

INT_PIRQA# G38C
INT_PIRQB# H51C
INT_PIRQC# B37C
INT_PIRQD# A44C
PCI_REQ0# F51C
PCI_REQ1# A46C
PCI_REQ2# B45C
PCI_REQ3# M53C
PCI_GNT0# F48C
PCI_GNT1# K45C
PCI_GNT2# F36C
PCI_GNT3# H53C
INT_PIRQE# B41C
INT_PIRQF# K53C
INT_PIRQG# A36C
INT_PIRQH# A48C
PCIRST# K6C
PCI_SERR# E44C
PCI_PERR# F50C
PCI_IRDY# A42C
PCI_DEVSEL# H44C
PCI_FRAME# C46C
PCI_PLOCK# D49C
PCI_STOP# D41C
PCI_TRDY# C48C
PCH_PME# M7C
PCH_PLTRST# D5C



A16 swap override Strap/Top-Block
Swap Override jumper

PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default
1	Low



U2001E
AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
AD8
AD9
AD10
AD11
AD12
AD13
AD14
AD15
AD16
AD17
AD18
AD19
AD20
AD21
AD22
AD23
AD24
AD25
AD26
AD27
AD28
AD29
AD30
AD31
CBE0#
CBE1#
CBE2#
CBE3#
J50C
G42C
G41C
G47C
G43C
G38C
G51C
G46C
G45C
G53C
F48C
K45C
F36C
H53C
B41C
K53C
A36C
A48C
K6C
E44C
F50C
A42C
H44C
C46C
D49C
D41C
C48C
M7C
D5C
N52
P53
P46
P51
P48

5 OF 10
NV_CE#0
NV_CE#1
NV_CE#2
NV_CE#3
NV_DQ0
NV_DQ1
NV_DQ2
NV_DQ3
NV_DQ4
NV_DQ5
NV_DQ6
NV_DQ7
NV_DQ8
NV_DQ9
NV_DQ10
NV_DQ11
NV_DQ12
NV_DQ13
NV_DQ14
NV_DQ15
NV_ALE
NV_CLE
NV_RCOMP
NV_RB#
NV_WR#0_RE#
NV_WR#1_RE#
NV_WE#_CK0
NV_WE#_CK1
H18
J18
A18
C18
N20
P20
J20
L20
F20
G20
A20
C20
M22
N22
B21
D21
H22
J22
E22
F22
A22
C22
G24
H24
L24
M24
A24
C24

DAY9
BD1
AP15
BD8
AV9
BG8
AP7
AP6
AT6
AT9
BB1
AV8
BB3
BA4
BE4
BB6
BD6
BB7
BC8
BJ8
BJ6
BG6
BD3
AY6
AU2
AV7
AY8
AY5
AV1
BF5

Danbury Technology:
Disabled when Low.
Enable when High.

USB

Pair	Device
0	USB0 (I/O Board)
1	X
2	USB2
3	USB3
4	X
5	WLAN (I/O Board)
6	X
7	X
8	X
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	X
13	X

USBPN#
USBPP#
USBP1P
USBP2N
USBP2P
USBP3N
USBP3P
USBP4N
USBP4P
USBP5P
USBP6N
USBP6P
USBP7N
USBP7P
USBP8N
USBP8P
USBP9N
USBP9P
USBP10N
USBP10P
USBP11N
USBP11P
USBP12N
USBP12P
USBP13N
USBP13P
USBBIAS#
USBBIAS
OC0#
OC1#
OC2#
OC3#
OC4#
OC5#
OC6#
OC7#
GPI05
GPI04
GPI05
GPI02
GPI03
GPI04
GPI05
PERR#
IRDY#
PAR
DEVSEL#
PLOCK#
STOP#
TRDY#
PME#
PLTRST#
CLKOUT_PCIO
CLKOUT_PC1
CLKOUT_PC2
CLKOUT_PC3
CLKOUT_PC4
USB_OC#0_1
USB_OC#2_3
USB_OC#4_5
USB_OC#6_7
USB_OC#8_9
USB_OC#10_11
USB_OC#12_13
SMC_WAKE_SC# R
USB_PN0_76
USB_PP0_76
USB_PN2_63
USB_PP2_63
USB_PN3_63
USB_PP3_63
USB_PN5_76
USB_PP5_76
USB_PN9_73
USB_PP9_73
USB_PN10_32
USB_PP10_32
USB_PN11_54
USB_PP11_54
USB_OC#0_1
USB_OC#2_3
USB_OC#4_5
USB_OC#6_7
USB_OC#8_9
USB_OC#10_11
USB_OC#12_13
SMC_WAKE_SC# R

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVRAM)**

Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 21 of 90

SSID = PCH



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
PCH (SPI/RTC/LPC/SATA/IHDA)

Size Document Number Rev
DJ1 Calpella UMA X01

Date: Thursday, April 22, 2010 Sheet 24 of 90

SSID = PCH



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title: **PCH (POWER1)**

Size	Document Number	Rev
	DJ1 Calpella UMA	X01

Date: Wednesday, April 21, 2010 Sheet 26 of 90



SSID = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (VSS)

Size	Document Number
------	-----------------

DJ1 Calpella UMA

Date: Friday, April 16, 2010

Sheet 2

Rev	X01
-----	-----

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number


DJ1 Calpella UMA

Rev

X01

Date: Friday, April 16, 2010

Sheet 29 of 90



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA


Rev

X01

Date: Friday, April 16, 2010

Sheet 31 of 90

SSID = SDIO



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
DJ1 Calpella UMA

Rev
X01

Date: Friday, April 16, 2010Sheet 33 of 90

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Reserved

Rev

X01

Date: Friday, April 16, 2010

Sheet 34 of 90

1

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev

X01

Date: Friday, April 16, 2010

Sheet 35 of 90

E

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev

X01

Date: Friday, April 16, 2010

Sheet 36 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Friday, April 16, 2010

Sheet 38 of 90

1

SSID = Thermal



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev

X01

Date: Friday, April 16, 2010

Sheet 40 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA


Rev

X01


Date: Friday, April 16, 2010

Sheet 41 of 90


SSID = Reset.Suspend





Run Power



For CPU



425302_425302_Calpella_S3PowerReduction_WhitePape
Revision 0.7



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File
Size A2 Document Number
Date: Thursday, April 22, 2010 Sheet 42 of 90

Power Plane Enable

DJ1 Calpella UMA

Rev X01

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev

X01

Date: Friday, April 16, 2010

Sheet 43 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Reserved

Rev

X01

Date: Friday, April 16, 2010

Sheet 44 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number


DJ1 Calpella UMA

Rev

X01

Date: Friday, April 16, 2010

Sheet 45 of 90



Design Current = 34A
 $I_{max}=48A$
 $57.6A < OCP < 67.2A$


I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.36UH PCMC104T-R36MN1R05J Cyntec 1.05mohm/ 68.R3610.20C
 O/P cap: 330U 2V EEFSX0D331XE 6mOhm 3.4Arms Panasonic/79.33719.20L
 H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
 L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037

<Core Design>




Title			
ISL62883 CPU CORE			
Size	Document Number	Rev	
A3	Berry	X01	
Date:	Thursday, April 22, 2010	Sheet	48 of 90

TPS51218 for +1.05V_VTT




SSID = PWR.Plane.Regulator_1p5v0p75v

Modify PU5002 to PTS51116
X01
2010/04/16



Design Current = 0.7A




X01
2010/04/16


State	S3	S5	VDDR	VTTREF	VTT
S0	H1	H1	On	On	On
S3	Lo	H1	On	On	Off(H1-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 18U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5uH PCMC104T-1R5 Cyntec DCR:3.8mohm Isat=33Arms 68.1R510.10J
O/P cap: 220U 2V EEFCX0D221ER 15mohm 2.7Arms PANASONIC/ 79.22719.20L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SI7460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037
Switching freq-->400KHz



Design Current = 14.45A
22.71A<OCP< 26.84A



X01
2010/04/16

close to VFB Pin (pin5)

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: **TPS51116 +1.5V SUS**


Size: Document Number
Custom: **DJ1 Calpella UMA**

Date: Thursday, April 22, 2010 Sheet 50 of 90

Rev: **X01**

SSID = PWR.Plane.Regulator_1p8v

APL5930 for +1.8V_RUN



Design Current =1.23A

$$V_{out} = 0.8V * (R1 + R2) / R2$$

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

APL5930 +1.8V RUN

Size	A3
------	----

Document Number	
-----------------	--

DJ1 Calpella UMA

Rev

X01

Date: Thursday, April 22, 2010

Sheet 51 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA


Rev

X01

Date: Friday, April 16, 2010



Sheet 52 of 90

SSID = CPU.GFX.Regulator




SSID = VIDEO

LVDS CONNECTOR




SSID = Inverter

INVERTER POWER



SSID = VIDEO

LCD POWER



<Core Design>








Title		
LCD/Inverter Connector		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date:	Monday, April 26, 2010	Sheet 54 of 90






SSID = VIDEO

Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



Hsync & Vsync level shift



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Connector**

Size: **DJ1 Calpella UMA**

Date: Thursday, April 22, 2010

Sheet 55 of 90

CLOSE TO
TRANSFORMER

www.vinafix.vn

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

DJ1 Calpella UMA

Rev

X01

Date: Friday, April 16, 2010

Sheet 56 of 90

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDMI			
Size A3	Document Number DJ1 Calpella UMA		Rev X01
Date: Friday, April 16, 2010	Sheet 1	57 of	90

SSID = User.Interface


ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



SSID = Thermal

Fan Connector



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
ITP/Fan Connector


Size A3 Document Number
DJ1 Calpella UMA Rev
X01

Date: Thursday, April 22, 2010 Sheet 58 of 90

SATA HDD Connector



ODD Connector



22.10300.811
22.10300.421
22.10300.471


<Core Design>

DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title HDD/ODD		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Thursday, April 22, 2010	Sheet 59	of 90


SSID = AUDIO

Speaker Connector


20.F0711.004




LINE1 OUT



MIC IN



Internal Microphone



<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Audio Jack			
Size	Document Number	Rev	
A3	DJ1 Calpella UMA	X01	
Date: Thursday, April 22, 2010		Sheet	60 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Friday, April 16, 2010


Sheet 61 of 90

SSID = Flash.ROM

SPI FLASH ROM (32M bits) for PCH




SPI FLASH ROM (2M bits) for KBC



SSID = RBATT

RTC Connector




<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Flash/RTC			
Size	Document Number	Rev	
A3	DJ1 Calpella UMA	X01	
Date:	Thursday, April 22, 2010	Sheet	62 of 90


SSID = USB

IO Board USB Power







USB POWER SW
Main UP7534BRA8-15 P/N:74.07534.079
SEC AP2101MPG-13 P/N: 74.02101.079



Right USB Power



AFTP6304 1 +5V_USB2
AFTP6302 1 USB_P2-
AFTP6301 1 USB_P2+
AFTP6306 1 USB_P3-
AFTP6305 1 USB_P3+



22.10254.451

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title USB		
Size	Document Number DJ1 Calpella UMA	Rev X01
Date: Thursday, April 22, 2010	Sheet 63 of 90	

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01

Date: Friday, April 16, 2010	Sheet 64 of 90
------------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Friday, April 16, 2010


Sheet 65 of 90

SSID = User.Interface


Battery LED



HDD LED



BREATHE PWR LED (Front)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			LED
Size	Document Number	Rev	
A3	DJ1 Calpella UMA	X01	
Date: Thursday, April 22, 2010			Sheet 66 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Friday, April 16, 2010

Sheet 67 of 90

SSID = KBC


Internal KeyBoard Connector



Main 20.K0259.030
20.K0461.030
20.K0421.030

SSID = Touch.Pad

TouchPad Connector



20.K0320.004
20.K0382.004

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size
A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Thursday, April 22, 2010

Sheet 68

of

90



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A3


Document Number

DJ1 Calpella UMA

Rev
X01

Date: Thursday, April 22, 2010

Sheet 69 of 90



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title



Reserved

Size A3 Document Number **DJ1 Calpella UMA** Rev **X01**



Date: Thursday, April 22, 2010 Sheet 70 of 90

SSID = SDIO

SD/XD/MS Card Reader



20.I0109.001
20.I0081.011



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CARD Reader CONN**

Size: A3 Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 71 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


RESERVED

Size A3	Document Number DJ1 Calpella UMA	Rev X01
------------	--	-------------------

Date: Friday, April 16, 2010	Sheet 72 of 90
------------------------------	----------------

SSID = User.Interface

Bluetooth Module conn.



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev

X01

Date: Friday, April 16, 2010

Sheet 1 of 74

of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Rev


Reserved

DJ1 Calpella UMA

X01

Date: Friday, April 16, 2010Sheet 1 of 90

SSID = PWR.Support



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector

Size
A3

Document Number
DJ1 Calpella UMA

Rev
X01

Date: Thursday, April 22, 2010

Sheet 76 of 90

(Blanking)

<Core Design>		
		
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
<i>Reserved</i>		
Size A3	Document Number <i>DJ1 Calpella UMA</i>	Rev <i>X01</i>
Date: Friday, April 16, 2010	Sheet 77 of 90	1

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Friday, April 16, 2010

Sheet 1 of 78

90

2010/04/20
X01



2010/04/20
X01

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
UNUSED PARTS/EMI Capacitors			
Size	Document Number	Rev	
A3	DJ1 Calpella UMA	X01	
Date:	Thursday, April 22, 2010	Sheet 79 of 90	

SSID = VIDEO

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01

Date: Friday, April 16, 2010	Sheet 80 of 90
------------------------------	----------------



<Core Design>		
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
C	DJ1 Calpella UMA	X01
Date: Friday, April 16, 2010	Sheet 61	of 90

www.vinafix.vn



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	1
Custom	

Document Number	
-----------------	--

DJ1 Calpella UMA

Rev	
-----	--

Rev
X01

Date: Friday, April 16, 2010

Sheet 85 of 90





<Core Design>		
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
File		
Reserved		
Size	Document Number	Rev
C	DJ1 Calpella UMA	X01
Date: Friday, April 16, 2010		
Sheet 88 of		90

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	46	2010/04/16	Power team	PU4603 (RT8205) shortage risk	Change to TPS51125	X01
2	50	2010/04/16	Power team	PU5002 (RT8207) shortage risk	Change to TPS51116, DY PR5011	X01
3	49	2010/04/16	EE	PM_PWROK to +1.05V_VTT power down sequence out of SPEC	Modify PC4907=0.022U, PR5004, add R4905=1K	X01
4	55	2010/04/16	EE	For SIV CRT test fail item	Modify RN5504=100 Ohm	X01
5	50	2010/04/16	Power team	Cost down	DY PTC5001	X01
6	53/13	2010/04/19	Power team	Power team request	Change PC5321=0.015U, PC5326=0.01U, PR5312 Mount PC5319, PC5312, PC5311, C1325, C1328, C1323	X01
7	47/12	2010/04/19	Power team	Power team request	Modify PR4705=2,8K, PR4727=1.4K Mount C1214=C1236=C1241=C1208=C1231=10U	X01
8	79	2010/04/19	ME	For EMI	Add SPR1	X01
9	79	2010/04/21-22	EMC	For EMI	Add EC7972-EC7981(DY) Mount EC7938, EC7947, EC7954	X01
10	26/37/47/51/53/	2010/04/21	EE	Cost down	Change 0 Ohm resistance to 0 Ohm pad: R2611, R2603, L3701, PR4706, PR4708, PR4713, PR4718, PR4722, PR4732, PR4738, PR4744, PR4755, PR4764, PR4707, PR4711, PR4776, PR4784, PR4703, PR4704, PR4790, PR5102, PR5310, PR5313, PR5314, PR5317, PR5333	X01
11	60	2010/04/21	EE	for audio vender's sequest	Modify R6009, R6010 to 0 Ohm resistances	X01
12	37	2010/04/21	EE	For version ID	Mount R3722, DY R3725	X01
13	46	2010/04/22	Power team	For power snubber	Mount PR4606=PR4607=2R2, PC4620=330P, PC4621=680P	X01
14	46	2010/04/22	Power team	For OCP	Modify PR4603=140K	X01
15	47	2010/04/23	Power team	For power snubber	Modify PR4717=10K	X01
<Core Design>  Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title Change History Size A3 Document Number Rev DJ1 Calpella UMA X01 Date: Monday, April 26, 2010 Sheet 89 of 90						

DJ1 Calpella UMA-Power Up Sequence

(AC mode)

red word: KBC GPIO



(DC mode)

red word: KBC GPIO

