

For For A C E P C S S D Document

Compal Confidential

C5PM2 MB Schematic Document


LA-E361P

Rev:1.0

2016.10.27

Laptopblue.vn

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title Cover Sheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number C5PM2 LA-E361P
				Date: Friday, October 28, 2016	Rev 1.0
				Sheet	1 of 61



FOR ACERS DOCUMENT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagrams	
Size	Document Number	Date		Rev	1.0
Custom	CSPM2 M/B LA-E361P	Friday, October 28, 2016		Sheet	2 of 61

Board ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra	100K +/- 5%				
Board ID	Rb	V _{BI} D min	V _{BI} D typ	V _{BI} D max	EC AD
0	0		0.000 V	0.300 V	0x00 - 0x13
1	12K +/- 1%	0.347 V	0.345 V	0.360 V	0x14 - 0x1E
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1F - 0x25
3	20K +/- 1%	0.541 V	0.554 V	0.559 V	0x26 - 0x30
4	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3A
5	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3B - 0x45
6	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x46 - 0x54
7	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64
8	75K +/- 1%	1.398 V	1.414 V	1.430 V	0x65 - 0x76
9	100K +/- 1%	1.634 V	1.650 V	1.667 V	0x77 - 0x87
10	130K +/- 1%	1.849 V	1.862 V	1.881 V	0x88 - 0x96
11	160K +/- 1%	2.015 V	2.021 V	2.046 V	0x97 - 0xA4
12	200K +/- 1%	2.185 V	2.200 V	2.215 V	0xA5 - 0xAF
13	240K +/- 1%	2.316 V	2.329 V	2.343 V	0xB0 - 0xB7
14	270K +/- 1%	2.395 V	2.408 V	2.431 V	0xB8 - 0xBF
15	330K +/- 1%	2.521 V	2.533 V	2.549 V	0xC0 - 0xC9
16	430K +/- 1%	2.667 V	2.677 V	2.699 V	0xCA - 0xD4
17	560K +/- 1%	2.791 V	2.800 V	2.808 V	0xD5 - 0xDD
18	750K +/- 1%	2.905 V	2.912 V	2.919 V	0xDE - 0xF0
19	NC	3.000 V	3.000 V		0xFF

Power State

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	

BOM Structure Table

BOM Option Table	
Item	BOM Structure
Unpop	@
Connector	CONN@
EMC requirement	EMC@
EMC requirement depop	XEMC@
UMA only	UMA@
TPM	TPM@
CMC	CMC@
LPC MODE for EC	LPC@
BA Serial	BA@
dGPU	VGA@
N17P-G0	G0@
N17P-G1	G1@
DRAM BOM Select	X76@
DMIC*1	DMIC@
IOAC	IOAC@
Charger IC	NIOAC@
PO	FP@

Voltage Rails

Power Plane	Description	S0	S3	S4	S5
+RTCVCC	RTC Battery Power	ON	ON	ON	ON
+19V_VIN	Adapter power supply	N/A	N/A	N/A	N/A
+12.6V_BATT	Battery power supply	N/A	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit.	N/A	N/A	N/A	N/A
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON	ON
+5VALW	+5V Always power rail	ON	ON	ON	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON	ON*
+3VALW_DSW	+3VALW power for PCH DSW rails	ON	ON	ON	ON
+3VALW_PCH_PRIM	+3VALW power for PCH power rails	ON	ON	ON	ON*
+3VALW_SPI	+3VALW_PRIM supply for the SPI IO	ON	ON	ON	ON
+1.0VALW	+1.0V Always power rail	ON	ON	ON	ON
+1.2V_VDDQ	DDR4 +1.2V power rail	ON	ON	OFF	OFF
+1.0V_VCCST	Sustain voltage for processor in Standby modes	ON	ON	OFF	OFF
+5VS	System +5V power rail	ON	OFF	OFF	OFF
+3VS	System +3V power rail	ON	OFF	OFF	OFF
+1.0VS_VCCSTG	+1.0VALW_PRIM Gated version of VCCST	ON	OFF	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator .	ON	OFF	OFF	OFF
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF	OFF
+VCC_GT	Sliced graphics power rail	ON	OFF	OFF	OFF
+VCCIO	CPU IO power rail	ON	OFF	OFF	OFF
+VCC_SA	System Agent power rail	ON	OFF	OFF	OFF
+1.8VSDGPU_AON	+1.8VS power rail for GPU(AON rails)	ON	OFF	OFF	OFF
+1.8VSDGPU_MAIN	+1.8VS power rail for GPU GC6	ON	OFF	OFF	OFF
+VGA_CORE	Core voltage for VGA	ON	OFF	OFF	OFF
+1.35VSDGPU	+1.35VS power rail for GPU	ON	OFF	OFF	OFF
+1.0VSDGPU	+1.0VS power rail for GPU	ON	OFF	OFF	OFF
+VGA_CORE_S	Core voltage for VGA				


ON means that this power plane is ON only with AC power available, otherwise it is OFF.

I2C Address Table

BUS	Device	Address(7 bit)	Address(8bit)	
			Write	Read
I2C_0 (+3VS)	Touch Panel	reserved		
I2C_1 (+3VS)	TM-P2969-001 (Touch Pad)			
PCH_SMBCLK (+3VS)	SB8787-1200 (Touch Pad)			
	DIMM1			
	LIS3DHTR(G-sensor)	0x30		
PCH_SML1CLK (+3VS)	N17P-GX (VGA)	0x9E		
	EC			
EC_SMB_CK1 (+3VLP)	BQ24780 (Charger IC)	0x12		
	BATTERY PACK	0x16		

43 level BOM table

43 Level	Description	BOM Structure
431A5HBOL14	SMT MB AE361 C5PM2 I57300 G0 2G HDMI	I573@/NIOAC@/VGA@/G0@/2G@
431A5HBOL15	SMT MB AE361 C5PM2 I57300 G0 4G HDMI	I573@/NIOAC@/VGA@/G0@/4G@
431A5HBOL16	SMT MB AE361 C5PM2 I77700 G0 2G HDMI	I777@/NIOAC@/VGA@/G0@/2G@
431A5HBOL17	SMT MB AE361 C5PM2 I77700 G0 4G HDMI	I777@/NIOAC@/VGA@/G0@/4G@
431A5HBOL18	SMT MB AE361 C5PM2 I57300 G1 2G HDMI	I573@/NIOAC@/VGA@/G1@/2G@
431A5HBOL19	SMT MB AE361 C5PM2 I57300 G1 4G HDMI	I573@/NIOAC@/VGA@/G1@/4G@
431A5HBOL20	SMT MB AE361 C5PM2 I77700 G1 2G HDMI	I777@/NIOAC@/VGA@/G1@/2G@
431A5HBOL21	SMT MB AE361 C5PM2 I77700 G1 4G HDMI	I777@/NIOAC@/VGA@/G1@/4G@




Plug in Power On S3 S3 Resume Power Off






FOR ACER CSD Document

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power Sequence Size C Document Number C5PM2 M/B LA-E361P Date: Friday, October 28, 2016
				Rev 1.0
				Sheet 5 of 61




FOR FOR ACER CSD Document







If need debug from usb port. this cmc@ need pop

Interleaved Memory





+1.0VS_VCCIO RC20 1 24.9_0402_1%
 CAD note: Trace width=12 mils, Spacing=15mil, Max length=400mils







SKL-H_BGA1440
 @ REV = 1

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				SKL-H(3/9) PEG,DMI
				Customer
				C5PM2 M/B LA-E361P
				Rev
				1.0
				Date: Friday, October 28, 2016
				Sheet 8 of 61

Reference SKL EDS 0.85 Table 6-8
 CFG signals internal PH default value = 1

	Description
CFG[0]	Stall reset sequence after PCU PLL lock until de-asserted - 1 = (Default) Normal Operation; - No stall. - 0 = Stall.
CFG[4]	Enable eDP - 1 = Disabled. - 0 = Enabled.
CFG[7]	PEG Training: - 1 = (default) PEG Train immediately following RESET# de assertion. - 0 = PEG Wait for BIOS for training
CFG[1] CFG[3] CFG[8:19]	Reserved configuration lane.

PCIe pore assign	Config. Signals		
	CFG[6]	CFG[5]	CFG[2]
1 x 16	1	1	1
1 x 16 * reverse	1	1	0
2 x 8	1	0	1
2 x 8 reverse	1	0	0
1 x 8 + 2 x 4	0	0	1
1x8+2x4 reverse	0	0	0



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2016/01/29	Deciphered Date	2017/01/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title SKL-H(4/9)CLK,GPIO Document Number C5PM2 M/B LA-E361P Date: Friday, October 28, 2016
Size Custom	Sheet 9	of 61	Rev 1.0



FOR ACER CS D Document

EDS:Rail is unconnected for Processors without GT3/4.

H-4+2/68A

H-4+2/55A

Rev. 0.53





VCCGT_SENSE AH38 → VCCGT_SENSE <-52>
 VSSGTX_SENSE AH35 → VSSGTX_SENSE <-52>
 VSSGT_SENSE AH37 → VSSGT_SENSE <-52>
 VCCGTX_SENSE AH36 → VCCGTX_SENSE <-52>

Trace Length < 25 mils


Trace Length < 25 mils
 VCC_SENSE AG37 → VCCSENSE <-52>
 VSS_SENSE AG38 → VSSSENSE <-52>
 PH/PL on pwr side
 10/07 Dan

Change to 14/14
 Loss 13 of 14

Security Classification			Compal Secret Data			Compal Electronics, Inc.			
Issued Date			2016/01/29		Deciphered Date		2017/01/10		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Title		SKL-H(5/9)Power,SVID	
Size		Document Number		CSPM2 M/B LA-E361P		Rev		1.0	
Date:						Friday, October 28, 2016		Sheet 10 of 61	



NOTE:
VCCPLL_OC is allowed to be turned off during S3 & DS3 if it is not powered directly from VDDQ



+1.2V_VDDQ_CPU : 10UF/6.3V/0603 * 10
22UF/6.3V/0603 * 4
update CRB cap QTY



RVP11 47u*1,10u*7,1u*3
CAP place on PWR side.
+VCC_SA
H-4+2/11.1A

RVP11 +1.0VS_VCCIO
PWR NEED PROVIDE
0.95V FOR VCCIO
H /5.5A

Place at Back Side

Place at Back Side




Follow ORB 3/20



FOR ACER CSD Document

CPU_CORE/VCCGT/VCCSA decoupling capacitor place to PWR side

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date: 2016/01/29		Deciphered Date: 2017/01/10		Title: SKL-H(6/9)POWER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number	CSPM2 M/B LA-E361P		Rev	1.0
Date: Friday, October 28, 2016			Sheet 11 of 61		



EDRAM
CRB EDRAM




OPC_RCOMP
OPCE_RCOMP
OPCE_RCOMP2

10 OF 14






Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Document Number	
2016/01/29		2017/01/10		CSPM2 M/B LA-E361P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0	
Date: Friday, October 28, 2016				Sheet 12 of 61	

FOR ACER



CSD Document









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-H(9/9)RSVD	
Size	Document Number	CSPM2 M/B LA-E361P		Rev	1.0
Date:	Friday, October 28, 2016	Sheet	13	of	61



Layout Note: Place near JDIMM1. Note: place caps close to DIMM 4 on each side of DIMM



Layout Note: Place near JDIMM1.258




Layout Note: Place near JDIMM1.164

Layout Note: Place near JDIMM1.257/259

Layout Note: PLACE THE CAP within 200mil from Pin108

*2015MOW02, Can't install Cap on DRAMRST

Pin list table for JDIMM1A and JDIMM1B, listing signal names, pin numbers, and dimensions. Includes signals like DDR_A_CLK0, DDR_A_D0, DDR_A_D1, etc.



Reverse Type-4H 2-3A to 1 DIMMs/channel



Security Classification and Compal Secret Data table with columns for Issued Date, Deciphered Date, and Title.

Title table with columns for Title, Document Number, and Rev.

Laptopblue.vn

Reverse Type-8H

2-3A to 1 DIMMs/channel




Layout Note: Place near JDIMM2.164

Place near to SO-DIMM connector.


Layout Note: Place near JDIMM2

Note: place caps close to DIMM 4 on each side of DIMM

Layout Note: Place near JDIMM1.251, 259



Layout Note: Place near JDIMM2.258





Layout Note: Place near JDIMM1.255

Layout Note: Place near JDIMM1.164 in 200mils

Layout NOTE PLACE THE CAP within 200mil from Pin108 *2015MOW02, Can't install Cap on DRAMRST#

Signal	Pin	Signal	Pin
DDR_B_CLK0	137	DDR_B_D0	8
DDR_B_CLK#0	139	DDR_B_D1	7
DDR_B_CLK1	138	DDR_B_D2	20
DDR_B_CLK#1	140	DDR_B_D3	21
DDR_B_CKE0	109	DDR_B_D4	41
DDR_B_CKE1	110	DDR_B_D5	3
DDR_B_CS#0	149	DDR_B_D6	16
DDR_B_CS#1	157	DDR_B_D7	17
DDR_B_ODT0	155	DDR_B_D8	28
DDR_B_ODT1	161	DDR_B_D9	29
DDR_B_BG0	115	DDR_B_D10	41
DDR_B_BG1	113	DDR_B_D11	42
DDR_B_BA0	150	DDR_B_D15	118
DDR_B_BA1	145	DDR_B_D14	123
DDR_B_MA0	144	DDR_B_D10	124
DDR_B_MA1	132	DDR_B_D12	129
DDR_B_MA2	133	DDR_B_D13	130
DDR_B_MA3	131	DDR_B_DDS1	135
DDR_B_MA4	128	DDR_B_DDS1	136
DDR_B_MA5	126	DDR_B_D16	50
DDR_B_MA6	127	DDR_B_D17	49
DDR_B_MA7	122	DDR_B_D19	62
DDR_B_MA8	125	DDR_B_D18	63
DDR_B_MA9	121	DDR_B_D20	46
DDR_B_MA10	146	DDR_B_D22	45
DDR_B_MA11	120	DDR_B_D18	45
DDR_B_MA12	119	DDR_B_D23	58
DDR_B_MA13	158	DDR_B_D21	59
DDR_B_MA14	151	DDR_B_D22	55
DDR_B_MA15	156	DDR_B_DDS2	53
DDR_B_MA16	152	DDR_B_DDS2(C)	53
DDR_B_ACT#	114	DDR_B_D30	70
DDR_B_PARITY	143	DDR_B_D25	71
DDR_B_ALERT#	116	DDR_B_D26	83
DDR_DRAMRST#_R	108	DDR_B_D24	83
D_CK_SDATA	254	DDR_B_D24	19
D_CK_SCLK	253	DDR_B_D28	22
SDA	254	DDR_B_D27	67
SCL	253	DDR_B_D29	79
SA0	256	DDR_B_D31	80
SA1	260	DDR_B_D33	174
SA2	166	DDR_B_D35	173
SA3	256	DDR_B_D36	187
SA4	256	DDR_B_D32	186
SA5	256	DDR_B_D37	170
SA6	256	DDR_B_D38	136
SA7	256	DDR_B_D37	183
SA8	256	DDR_B_D33	182
SA9	256	DDR_B_DGS4	179
SA10	256	DDR_B_DGS4(C)	177
SA11	256	DDR_B_D40	195
SA12	256	DDR_B_D41	194
SA13	256	DDR_B_D42	207
SA14	256	DDR_B_D43	208
SA15	256	DDR_B_D44	191
SA16	256	DDR_B_D45	190
SA17	256	DDR_B_D46	203
SA18	256	DDR_B_D47	204
SA19	256	DDR_B_DGS5	200
SA20	256	DDR_B_DGS5(C)	198
SA21	256	DDR_B_D48	216
SA22	256	DDR_B_D49	215
SA23	256	DDR_B_D50	228
SA24	256	DDR_B_D51	229
SA25	256	DDR_B_D52	211
SA26	256	DDR_B_D53	212
SA27	256	DDR_B_D49	224
SA28	256	DDR_B_D53	225
SA29	256	DDR_B_DGS6	221
SA30	256	DDR_B_DGS6(C)	219
SA31	256	DDR_B_D57	237
SA32	256	DDR_B_D57	238
SA33	256	DDR_B_D56	236
SA34	256	DDR_B_D56	237
SA35	256	DDR_B_D52	232
SA36	256	DDR_B_D52	233
SA37	256	DDR_B_D51	246
SA38	256	DDR_B_D51	247
SA39	256	DDR_B_D52	248
SA40	256	DDR_B_D52	249
SA41	256	DDR_B_D53	246
SA42	256	DDR_B_D53	247
SA43	256	DDR_B_D53	248
SA44	256	DDR_B_D53	249
SA45	256	DDR_B_D55	242
SA46	256	DDR_B_D55	243
SA47	256	DDR_B_D55	244
SA48	256	DDR_B_D55	245
SA49	256	DDR_B_D55	246
SA50	256	DDR_B_D55	247
SA51	256	DDR_B_D55	248
SA52	256	DDR_B_D55	249
SA53	256	DDR_B_D55	250
SA54	256	DDR_B_D55	251
SA55	256	DDR_B_D55	252
SA56	256	DDR_B_D55	253
SA57	256	DDR_B_D55	254
SA58	256	DDR_B_D55	255
SA59	256	DDR_B_D55	256
SA60	256	DDR_B_D55	257
SA61	256	DDR_B_D55	258
SA62	256	DDR_B_D55	259
SA63	256	DDR_B_D55	260
SA64	256	DDR_B_D55	261
SA65	256	DDR_B_D55	262






Security Classification	Compal Secret Data	
Issued Date	2016/01/29	Deciphered Date
		2017/01/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Interleaved Memory

Compal Electronics, Inc.		
DDR4 DIMMB		
Title	Document Number	Rev
	C5PM2 M/B LA-E361P	1.0
Date	Friday, October 28, 2016	Sheet 15 of 61

Laptopblue.vn

FOR ACER



Intel Skylake-H HSDIO table






SKU	USB Port	Function
U9000	USB Port0	USB3.0
U9000	USB Port1	USB3.0
U9000	USB Port2	USB3.0
U9000	USB Port3	USB3.0
U9000	USB Port4	USB3.0
U9000	USB Port5	USB3.0
U9000	USB Port6	USB3.0
U9000	USB Port7	USB3.0
U9000	USB Port8	USB3.0
U9000	USB Port9	USB3.0
U9000	USB Port10	USB3.0
U9000	USB Port11	USB3.0
U9000	USB Port12	USB3.0
U9000	USB Port13	USB3.0
U9000	USB Port14	USB3.0
U9000	USB Port15	USB3.0
U9000	USB Port16	USB3.0
U9000	USB Port17	USB3.0
U9000	USB Port18	USB3.0
U9000	USB Port19	USB3.0
U9000	USB Port20	USB3.0
U9000	USB Port21	USB3.0
U9000	USB Port22	USB3.0
U9000	USB Port23	USB3.0
U9000	USB Port24	USB3.0
U9000	USB Port25	USB3.0
U9000	USB Port26	USB3.0
U9000	USB Port27	USB3.0
U9000	USB Port28	USB3.0
U9000	USB Port29	USB3.0
U9000	USB Port30	USB3.0
U9000	USB Port31	USB3.0
U9000	USB Port32	USB3.0
U9000	USB Port33	USB3.0
U9000	USB Port34	USB3.0
U9000	USB Port35	USB3.0
U9000	USB Port36	USB3.0
U9000	USB Port37	USB3.0
U9000	USB Port38	USB3.0
U9000	USB Port39	USB3.0
U9000	USB Port40	USB3.0
U9000	USB Port41	USB3.0
U9000	USB Port42	USB3.0
U9000	USB Port43	USB3.0
U9000	USB Port44	USB3.0
U9000	USB Port45	USB3.0
U9000	USB Port46	USB3.0
U9000	USB Port47	USB3.0
U9000	USB Port48	USB3.0
U9000	USB Port49	USB3.0
U9000	USB Port50	USB3.0
U9000	USB Port51	USB3.0
U9000	USB Port52	USB3.0
U9000	USB Port53	USB3.0
U9000	USB Port54	USB3.0
U9000	USB Port55	USB3.0
U9000	USB Port56	USB3.0
U9000	USB Port57	USB3.0
U9000	USB Port58	USB3.0
U9000	USB Port59	USB3.0
U9000	USB Port60	USB3.0
U9000	USB Port61	USB3.0
U9000	USB Port62	USB3.0
U9000	USB Port63	USB3.0
U9000	USB Port64	USB3.0
U9000	USB Port65	USB3.0
U9000	USB Port66	USB3.0
U9000	USB Port67	USB3.0
U9000	USB Port68	USB3.0
U9000	USB Port69	USB3.0
U9000	USB Port70	USB3.0
U9000	USB Port71	USB3.0
U9000	USB Port72	USB3.0
U9000	USB Port73	USB3.0
U9000	USB Port74	USB3.0
U9000	USB Port75	USB3.0
U9000	USB Port76	USB3.0
U9000	USB Port77	USB3.0
U9000	USB Port78	USB3.0
U9000	USB Port79	USB3.0
U9000	USB Port80	USB3.0
U9000	USB Port81	USB3.0
U9000	USB Port82	USB3.0
U9000	USB Port83	USB3.0
U9000	USB Port84	USB3.0
U9000	USB Port85	USB3.0
U9000	USB Port86	USB3.0
U9000	USB Port87	USB3.0
U9000	USB Port88	USB3.0
U9000	USB Port89	USB3.0
U9000	USB Port90	USB3.0
U9000	USB Port91	USB3.0
U9000	USB Port92	USB3.0
U9000	USB Port93	USB3.0
U9000	USB Port94	USB3.0
U9000	USB Port95	USB3.0
U9000	USB Port96	USB3.0
U9000	USB Port97	USB3.0
U9000	USB Port98	USB3.0
U9000	USB Port99	USB3.0
U9000	USB Port100	USB3.0

CHECK ACER DVR for port use 12/08 Change Port, follow DVR1044_R1.03

546765_2015W10_Skylake_MOW_Rev_1_0 05/19 RH150

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title
				PCH(I/7)DMI,PCIE,USB
				Size Document Number
				CSPM2 M/B LA-E361P
				Rev 1.0
				Date: Friday, October 28, 2016
				Sheet 16 of 61

Laptopblue.vn









	GPP_F13
	DGPU_PRNSNT#
DIS,Optimus	0
UMA	1




Functional Strap Definitions

- SPI0_MOSI int. PH**
This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
- SPI0_MISO int. PH**
This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
- SPI0_IO2 int. PH**
This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
- SPI0_IO3 int. PH**
This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
- GPP_H12 int. PD**
This strap should sample LOW.



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title
				PCH(2/7)SPI,SATA,XDP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number	Rev
		Customer	C5PM2 M/B LA-E361P	1.0
		Date:	Friday, October 28, 2016	Sheet 17 of 61



WAKE# (DSX wake event)
10k pull-up to Vcc (S/W)
The pull-up is required even if PCIe interface is not used on the platform





(VGA, EC, RTD2168)








DDPC_CTRLDATA / GPP_I8
int. PD
0 = Enable security measures defined in the Flash Descriptor. (Default)
1 = Disable Flash Descriptor Security (override).

DDPD_CTRLDATA / GPP_I10
int. PD
0 = Port D is not detected. (Default)
1 = Port D is detected.



PDG 0_71 requirement PH to +3V_PCH 10/14 Dan



Functional Strap Definitions

SMBALERT# / GPP_C2
int. PD
0 = Disable Intel ME (TLS) (Default)
1 = Enable Intel ME (TLS)

SML0ALERT# / GPP_C5
int. PD
0 = LPC is selected for EC. (Default)
1 = eSPI is selected for EC.

SML1ALERT# / PCHHOT# / GPP_B23
int. PD


SPKR / GPP_B14
int. PD
0 = Disable "Top Swap" mode (Default)
1 = Enable "Top Swap" mode.

HDA SDO
int. PD
0 = Enable security measures defined in the Flash Descriptor. (Default)
1 = Disable Flash Descriptor Security (override).


DDPB_CTRLDATA / GPP_I6
int. PD
0 = Port B is not detected. (Default)
1 = Port B is detected.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title
				PCH(3/7)GPIO,SMBUS
				Rev 1.0
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Date: Friday, October 28, 2016
				Sheet 18 of 61





For For ACER CSD Document





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH(4/7)CLK Document Number CSPM2 M/B LA-E361P Date: Friday, October 28, 2016
Rev	1.0	Sheet	19	of 61

Functional Strap Definitions

GSP1_MOSI / GPP_B22
int. PD
Boot BIOS Destination
0 = SPI (Default)
1 = LPC



GSPI0_MOSI / GPP_B18
int. PD
0 = Disable "No Reboot" mode (Default)
1 = Enable "No Reboot" mode (Power disable the TOC
Timer system reboot feature).



- AL44 VGA_ID
- AL36 RANK_ID
- GPP_D10 PROJECT_ID0
- GPP_D11 PROJECT_ID1
- GPP_D12
- AJ43
- AL43
- AK44
- AK45

- BC38 PAD @ T28
- BB38 PAD @ T29
- BD38 PAD @ T30
- BE39 PAD @ T31

- BC22 PAD @ T32
- BD18 PAD @ T33
- BE21 PAD @ T33
- BD22 PAD @ T33
- BD21 PAD @ T34
- BD22 PAD @ T34
- BC19



VGA_ID	GPP_D9
G0	0
G1	1

RANK_ID	GPP_D10
DR	0
SR	1

Project ID	Project_ID0 GPP_D12	Project_ID1 GPP_D11
* C5PM2	0	0
Reserved	0	1
Reserved	1	0
Reserved	1	1















Table 6-6. PCH-H VCCMPHY_1p0 Icc Adder Per HSIO Lane


Icc (mA)	Details
700	All HSIO disabled. Assumes CME #4 Running 100%.
132	Each USB 3.0 Port
154	Each PCIe Gen3 Lane
54	First SATA Gen3 Port
132	Each Additional SATA Gen3 Port
102	Each PCIe Gen2 Lane
44	GBE Port




VCCMPHY power defined by HSIO lane qty.



FOR FASTER CS&D DOCUMENT


Power Rail	Voltage
+CHGRTRC	3.383V(MAX)
BAT54C(VF)	240 mV
+3VL_RTC	3.143V
Result : Pass	







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title	N17P PEG 1/7
<p><small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small></p>					
Size	Document Number	Rev	1.0		
Custom	CSPM2 M/B LA-E361P		Date:	Friday, October 28, 2016	Sheet 23 of 61

Laptopblue.vn



Address	DATA Bus
CMD0	0..31
CMD1	CS#
CMD1	A3_BA3
CMD2	A2_BA2
CMD3	A4_BA2
CMD4	A5_BA1
CMD5	WE#
CMD6	A7_A8
CMD7	A6_A11
CMD8	ABI#
CMD9	A12_RFU
CMD10	A0_A10
CMD11	A1_A9
CMD12	RAS#
CMD13	RST#
CMD14	CKE#
CMD15	CAS#
CMD16	CS#
CMD17	A3_BA3
CMD18	A2_BA0
CMD19	A4_BA2
CMD20	A5_BA1
CMD21	WE#
CMD22	A7_A8
CMD23	A6_A11
CMD24	ABI#
CMD25	A12_RFU
CMD26	A0_A10
CMD27	A1_A9
CMD28	RAS#
CMD29	RST#
CMD30	CKE#
CMD31	CAS#

FOR ACER CSDDocument



Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx32	1.35V and 1.5V ²	Samsung	K4G80325FB-HC28	B-die	0x0	7 Gbps	N/A	Full	Production candidate
			Micron	MT51J256M32HF-70:A	A-die	0x1	7 Gbps	N/A	Full	Production candidate
			Hynix	H5GC8H24MJR-R0C	M-die	0x2	7 Gbps	N/A	Full	Post production candidate
4 Gb	256Mx32	1.35V and 1.5V ²	Samsung	K4G41325FE-HC28	E-die	0x7	7 Gbps	N/A	Full	Production candidate
			Hynix	H5GC4H24AJR-R0C	A-die	0x6	7 Gbps	N/A	Full	Production candidate
			Micron	EDW4032BABG-70-F	A-die	0x8	7 Gbps	N/A	Full	Post production candidate

Table 5.2 RAMCFG

Strap Pins	RAMCFG Setting Number
STRAP2 STRAP1 STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L L L	0 (0x0000)
L L H	1 (0x0001)
L H L	2 (0x0002)
L H H	3 (0x0003)
H L L	4 (0x0004)
H L H	5 (0x0005)
H H L	6 (0x0006)
H H H	7 (0x0007)
L L M	8 (0x0008)
L M L	9 (0x0009)
L M H	10 (0x000A)
L H M	11 (0x000B)
M L L	12 (0x000C)
M L H	13 (0x000D)

Table 5.4 SORx_EXPOSED Strap Enablement for Down Designs

Row Index	Strap Pins			Resulting SORx_EXPOSED Enablements			
	ROM_SO	ROM_SI	ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	ENABLED	DISABLED
13	L	H	L	ENABLED	ENABLED	DISABLED	ENABLED
12	L	H	H	ENABLED	ENABLED	DISABLED	DISABLED
11	H	L	L	ENABLED	DISABLED	ENABLED	ENABLED
10	H	L	H	ENABLED	DISABLED	ENABLED	DISABLED
9	H	H	L	ENABLED	DISABLED	DISABLED	DISABLED
8	H	H	H	ENABLED	DISABLED	DISABLED	DISABLED
7	M	L	M	DISABLED	DISABLED	DISABLED	DISABLED
6	M	L	H	DISABLED	DISABLED	DISABLED	DISABLED
5	M	H	M	DISABLED	DISABLED	DISABLED	DISABLED
4	M	H	H	DISABLED	DISABLED	DISABLED	DISABLED
3	M	M	X	(Reserved; do not configure)			
2	All other strap configurations			(Reserved)			

GP107-ES-A1_BGA908

Strap Pins			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	0
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	L	M	1	0	0	0
L	M	L	1	0	0	1
L	M	H	1	0	1	0
L	H	M	1	0	1	1
L	H	H	1	0	1	1
M	L	L	1	1	0	1
M	L	H	1	1	0	1
M	H	L	1	1	1	1
M	H	H	1	1	1	1

SMB_ALT_ADDR	Low: Single GPU
SMB_ALT_ADDR	High: Dual GPU
DEVID_SEL	Low: Orig. Device ID
DEVID_SEL	High: Support G-Sync GPUID
VGA_DEVICE	Low: 3D Device
VGA_DEVICE	High: VGA Device
PCIE_CFG	Low: Normal signal swing
PCIE_CFG	High: Reduce the signal amplitude








Table 7. N16 and N17 PEX Core and IO Supply Decoupling and Filtering


GPU	Capacitor Type	Footprint	Population	Location
N16 PEX_I0VDDQ (N17 PEX_DVDD) Supply Rail				
GB4B-128, GB4C-128	1.0 uF	X65	0402	2 4 Under GPU
	4.7 uF	X65	0603	1 2 Near GPU
	10 uF	X5R	0805	2 1 Midway between GPU and Power Supply
	22 uF	X5R	0805	2 1 Midway between GPU and Power Supply
N16 PEX_I0VDDQ (N17 PEX_HVDD) Supply Rail				
GB4B-128, GB4C-128	1.0 uF	X65	0402	2 4 Under GPU
	4.7 uF	X65	0603	1 2 Near GPU
	10 uF	X5R	0805	2 2 Midway between GPU and Power Supply
	22 uF	X5R	0805	2 1 Midway between GPU and Power Supply

Memory	FBVDDQ	FB_CAL_PU_GND	FB_CAL_PD_VDDQ	FB_CAL_TERM_GND
GDDR5	1.5 V	40.2 Ω	40.2 Ω	60.4 Ω
GDDR5	1.55 V	40.2 Ω	40.2 Ω	60.4 Ω

For N17x GPU Package: GB4C-128 (preliminary)

Capacitor Value	Footprint	Quantity	Location
1.0 uF	X65 [0402]	12	Under GPU FBVDDQ ball
10 uF	X65 [0603]	4	Near GPU device
10 uF	X65 [0603]	2	
22 uF	X65 [0603]	5	

N17P VDD5
 1uF*5/4.7uF*5 (under GPU)
 330uF*1/22uF*3/10uF*2/4.7uF*2




GP107-ES-A1_BGA908

GP107-ES-A1_BGA908

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title	N17P POWER & GND 5/7
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	CSPM2 M/B LA-E361P
				Date:	Friday, October 28, 2016
				Sheet	27 of 61
				Rev	1.0

MF=0





FOR ACESD DOCUMENT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N17P GDDR5 CHA 6/7 Document Number CSPM2 M/B LA-E361P Date: Friday, October 28, 2016 Sheet 28 of 61	



MF=0

<24> FBB_D[63:0]




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/10/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N17P GDDR5 CHB 7/7 Document Number CSPM2 M/B LA-E361P Date: Friday, October 28, 2016
Size	Sheet 29 of 61		Rev	1.0





LCD POWER CIRCUIT




Place closed to JEDP1




LED PANEL Conn.



Touch Screen



I2C Touch Screen






SPI touch RST follow CRB #544669 P.8



Camera





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eDP CONN. Size Custom Document Number CSPM2 M/B LA-E361P Rev 1.0 Date: Friday, October 28, 2016 Sheet 30 of 61



Enable active DDC buffer;
Internal pull down at ~150kΩ, 3 3VI/O
L: default, passive DDC pass-through
H: active DDC buffer with internal pull up 36k resisto
M: active DDC buffer without internal pull up resisto




PS8407A SA000077R30



ALS_CLK+	RY2	1	2	0	0402	5%	HDML_R_CK+
ALS_TX0+	RY3	1	2	0	0402	5%	HDML_R_CK-
ALS_TX1+	RY4	1	2	0	0402	5%	HDML_R_D0+
ALS_TX2+	RY5	1	2	0	0402	5%	HDML_R_D0-
ALS_TX0-	RY6	1	2	0	0402	5%	HDML_R_D1+
ALS_TX1-	RY7	1	2	0	0402	5%	HDML_R_D1-
ALS_TX2-	RY8	1	2	0	0402	5%	HDML_R_D2+
	RY9	1	2	0	0402	5%	HDML_R_D2-
	RY10	1	2	0	0402	5%	
	RY11	1	2	0	0402	5%	
	RY12	1	2	0	0402	5%	
	RY13	1	2	0	0402	5%	

PS8407A internal pull down 150k



HDMI connector




Output pre-emphasis setting
Internal pull down at ~150kΩ, 3 3VI/O
L: no pre-emphasis
H: 1.6dB pre-emphasis
M: 3.0dB pre-emphasis




Receiver equalization setting
Internal pull down at ~150kΩ, 3 3VI/O
L: programmable EQ for channel loss up to 5.3dB
H: programmable EQ for channel loss up to 10dB
M: programmable EQ for channel loss up to 14dB

Security Classification	Compal Secret Data		Title	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI PS8407 CONN. Size Document Number Custom C5PM2 M/B LA-E361P Rev 1.0 Date: Friday, October 28, 2016 Sheet 31 of 61



LAN-RTL8111H



From EC
 High active
 EN threshold voltage min:1.2V typ:1.6V max:2.0V
 Current limit threshold 1.5~2.8A
 +3V_LAN Rising time must >0.5ms and <100ns




LAN Connector





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title	LAN RTL8111H
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Custom	CSPM2 M/B LA-E361P	1.0			
Date:	Friday, October 28, 2016	Sheet	32	of	61

To Fun/B (USB Port 5, + AUDIO)




To LED/B





Laptopblue.vn

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FUN/B & LED/B Size Custom Document Number CSPM2 M/B LA-E361P Rev 1.0 Date: Friday, October 28, 2016 Sheet 33 of 61	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				mSATA-SSD	
Size	Document Number	Rev	Customer		
	CSPM2 M/B LA-E361P	1.0	Date: Friday, October 28, 2016 Sheet 34 of 61		



USB3.0 (Port 3)



For ESD request



USB3.0 (Port 4)



FOR ACER CSD Document










Table 3. USB Type-C Current Advertisement






CHG	CHG_HI	CC CAPABILITY BROADCAST	CURRENT LIMIT (typ)	LOAD DETECT THRESHOLD (typ)
0	0	STD	1.7 A	NA
0	1	STD	1.7 A	NA
1	0	1.5 A	1.7 A	NA
1	1	3 A	3.4 A	1.95 A

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	CC+USB TYPE C		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Drawing	C5PM2 M/B LA-E361P	1.0
				Date:	Friday, October 28, 2016	Sheet 35 of 61

USB3.0 (Port 1)




USB3.0 (Port 2)





USB Host Charger

CB	SELCDP	
0	X	DCP(Dedicated Charging Port) autodetect with mouse/keyboard wakeup
1	0	S0 charging with SDP(Standard Downstream Port) only
1	1	S0 charging with CDP(Charging Downstream Port) or SDP only




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB3.0 Conn/USB Charger Document Number C5PM2 M/B LA-E361P
Date:	Friday, October 28, 2016	Sheet	36	of 61

Wireless LAN



NGFF WL+BT (KEY E)


74	3.3V	GND	75
72	3.3V	RESERVED/REFCLKN2	73
70	UM_Power_SRC/GPIO/PEWake1#	RESERVED/REFCLKP1	71
68	UM_Power_SRC/CLKREQ1#	GND	69
66	UM_SWP/PERST1#	Reserved/PERn1	67
64	RESERVED	Reserved/PERp1	65
62	ALERT# (IO/3.3V)	GND	63
60	DC CLK (IO/3.3V)	Reserved/PETnL	61
58	DC DATA (IO/3.3V)	Reserved/PETp1	59
56	W_DISABLE#1 (IO/3.3V)	GND	57
54	Reserved/W_DISABLE#2 (IO/3.3V)	PEWakeDr (IO/3.3V)	55
52	PERST0# (IO/3.3V)	CLKREQ0# (IO/3.3V)	53
50	SUSCLK(32KHz) (IO/3.3V)	GND	51
48	COEX1 (IO/1.8V)	REFCLKNO	49
46	COEX2 (IO/1.8V)	REFCLKPO	47
44	COEX3 (IO/1.8V)	GND	45
42	VENDOR DEFINED	PERn0	43
40	VENDOR DEFINED	PERp0	41
38	VENDOR DEFINED	GND	39
36	UART RTS (IO/1.8V)	PETn0	37
34	UART CTS (IO/1.8V)	PETp0	35
32	UART Tx (IO/1.8V)	GND	33
30	RESERVED	RESERVED	31
28	RESERVED	RESERVED	29
26	RESERVED	RESERVED	27
24	RESERVED	RESERVED	25
22	UART Rx (IO/1.8V)	SDIO Reset# (IO/1.8V)	23
20	UART Wake# (IO/3.3V)	SDIO Wake# (IO/1.8V)	21
18	GND	SDIO DAT3 (IO/1.8V)	19
16	LED#2 (I/CO)	SDIO DAT2 (IO/1.8V)	17
14	PCM_OUT/125 SD_OUT (IO/1.8V)	SDIO DAT1 (IO/1.8V)	15
12	PCM_IN/125 SD_IN (IO/1.8V)	SDIO DAT0 (IO/1.8V)	13
10	PCM_SYNC/125 WS (IO/1.8V)	SDIO CMD (IO/1.8V)	11
8	PCM_CLK/125 SCK (IO/1.8V)	SDIO CLK (IO/1.8V)	9
6	LED#1 (I/CO)	GND	7
4	3.3V	USB_D-	5
2	3.3V	USB_D+	3
1	3.3V	GND	1



3.4.3.1.7.1. UART Wakeup

- The UART port management protocol supports the following 4-wire and 5-wire interfaces:
- Receive Line (RL)** (Input): Receive Data
 - Transmit Line (TL)** (Output): Transmit Data
 - UART RTS** (Output): Request to Send (Host Flow Control)
 - UART CTS** (Output): Clear to Send (Device Flow Control)
 - Host Wake Up (UART Wake)** (Output): Host wake-up line is optional in case the host support in-band wake-up

SATA Re-Driver and cable HDD Conn.



Chip Enable, Internally pulled up at ~150kΩ

EN	Status
L	Chip disabled
H	Chip enabled(default)

Programmable output de-emphasis level setting for channel A.
Internally tied to VDD/2(M status).

A_DE	De_Emphasis
M	-3.5dB(Default)
L	0dB
H	-6dB

Programmable output de-emphasis level setting for channel B.
Internally tied to VDD/2(M status).


B_DE	De_Emphasis
M	-3.5dB(Default)
L	0dB
H	-6dB

Equalizer control and program for channel A.
Internally tied to VDD/2 (M status).


A_EQ2	A_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB

Equalizer control and program for channel B.
Internally tied to VDD/2(M status).

B_EQ2	B_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB




G Sensor reserved for BA serial





Security Classification				Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title			
				HDD/ Re-Driver/ G-sensor			
				Document Number			
				CSPM2 M/B LA-E361P			
				Date: Friday, October 28, 2016			
				Sheet 38 of 61			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	EC ENE-KB9012A4/KB9022	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number	Rev	
		Customer	C5PM2 M/B LA-E361P	1.0	
Date:	Friday, October 28, 2016	Sheet	39	of 61	


HD Audio Codec




Int. Speaker Conn.



Digital MIC




Headphones




Security Classification	Compal Secret Data		Title
	Issued Date	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number C5PM2 M/B LA-E361P
Date: Friday, October 28, 2016			Sheet 40 of 61


ON/OFF BTN




KB BackLight



TPM






BADD	SELECTION
* 1	AEH(write), AFH(read)




SERIRQ PH 10K to +3VS at PCH side
 CLKRUN# PH 10K to +3VS at PCH side
 LPCPD# had internal PH

TP/B Conn.




TP_PWR_EN follow SYSON behavior




FOR ACER CSD Document


FAN Conn



Screw Hole




Finger Print POA




Reset Circuit

BI_GATE PH to +RTCVCV at PWR side



Reset But t on

BI SW




Release : Bat tery ON
Push : Bat tery OFF





Laptopblue.vn

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN & FP & Screw Hole Size Custom Document Number C5PM2 M/B LA-E361P Date: Friday, October 28, 2016 Sheet 42 of 61
Rev	1.0			

DC & VGA Interface




For Power Of f Sequence




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		DC Interface	
2016/01/29		2017/01/10		Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		CSPM2 M/B LA-E361P		Rev 1.0	
Date: Friday, October 28, 2016		Sheet 43 of 61			

20160216




change PL101
SM01000C000 to comm
part SM01000P200

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title	DCIN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number C5PM2 M/B LA-E361P
				Date:	Friday, October 28, 2016
				Sheet	44 of 61
				Rev	1.0



- Battery Bot Side**
- PIN1 GND
 - PIN2 GND
 - PIN3 GND
 - PIN4 SMD
 - PIN5 SMC
 - PIN6 TEMP
 - PIN7 BI
 - PIN8 Batt+
 - PIN9 Batt+
 - PIN10 Batt+
- SP021412220
ACES_50458-01001-P01_10P-T




**PQ201 Change to SB00001GD00
SB501380010(BSS138LT1G Del)**


2014/09/25 update

For KB9022 sense 20mΩ	Active	Recovery
175W, 0.61V		
135W, 0.47V		

2013/07/23 change PC5 and PC6 function field from 37.1 to 39.7



**PH1 under CPU bottom side :
CPU thermal protection at 95 +3 degree C
Recovery at 56 +3 degree C**



2014/9/30
PC301 change to SE025102K80

2016/02/16
PR304 20m ohm chang -->10m ohm
SD00000K820 1W





2016/03/13 SE158225K80 X1
down size SE00000WP00 S
CER CAP 2.2U 25V K X5R 0603

20160601 colay BQ24781



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				charger Size Document Number Custom C5PM2 M/B LA-E361P Rev 1.0
Date:	Friday, October 28, 2016	Sheet	46 of 61	

EN1 and EN2 don't floating




Security Classification	Compal Secret Data		Title	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	3.3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer
				CSPM2 M/B LA-E361P
				Rev 1.0
				Date: Friday, October 28, 2016 Sheet 47 of 61

Module model information

RT8207M_V1.mdd For Single layer
RT8207M_V2.mdd For Dual layer

Pin19 need pull separate from +1.35VP.
If you have +1.35V and +0.675V sequence question,
you can change from +1.35VP to +1.35VS.

0.675Volt +/- 5%
TDC 0.7A
Peak Current 1A



change PL501
SM01000C000 to comm
part SM01000P200

7*7*3
COMMON PART

change PQ502 form 7506
to 7716, 20150108

470Kohm-->540KHz

Rds on 13.5 / 16.5mohm
Rlimt=17.4K
Iocp=10.63~12.76A

MOSFET: 3x3 DFN
H/S Rds(on): 27mohm(Typ), 34mohm(Max)
Idsm: 7.5A@Ta=25C, 5.5A@Ta=70C

L/S Rds(on): 9.9mohm(Typ), 13mohm(Max)
Idsm: 13.5A@Ta=25C, 11A@Ta=70C

Choke: 7x7x3
Rdc=8.3mohm(Typ), 10mohm(Max)

Switching Frequency: 285kHz
Ipeak=10A
Iocp=13A
OVP: 110%~120%
VFB=0.75V, Vout=1.3545V
MOSFET footprint: SIS412DN

$$V_{out} = 0.75V * (1 + R_{up}/R_{down}) = 0.75 * (1 + (6.19/10)) = 1.214V \quad 1.2\%$$

$$V_{out} = 0.75V * (1 + R_{up}/R_{down}) = 0.75 * (1 + (8.2/10)) = 1.365V \quad 1.1\%$$

Mode	Level	+0.675VSP	VTTREF_1.35V
S5	L	off	off
S3	L	off	on
S0	H	on	on


Note: S3 - sleep ; S5 - power off

- <13,39,43,50> SYSON
- <13,39,43,50,51> SUSP#
- <9> SM_PG_CTRL

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title				DDR4			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size	Document Number	Rev	
								Custom	C5PM2 M/B LA-E361P	1.0	
								Date:	Friday, October 28, 2016	Sheet	48 of 61

Module model information

SYX196D_V3.mdd



$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$

$$= 0.6 * (1 + (14/20))$$


$$V_{out} = 1.02V$$

Function Field :
 VCCEDPIO : IC-35.21 , others - 35.22
 VCCEDRAM : IC-35.25 , others - 35.26

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1V
				Size
				Document Number
				C5PM2 M/B LA-E361P
				Rev
				1.0
				Date:
				Friday, October 28, 2016
				Sheet
				49 of 61

For For ACER CS D Document


Current limit = 4.7A(min)
0.4%



Function Field :
PWR.Plane.Regulator_1.8V - 35.15
Rest of support elements - 35.16


Note:
When design vin=5V, please stuff snubber
to prevent Vin damage

Current limit = 4.7A(min)
0.4%



Function Field :
PWR.Plane.Regulator_2.5V - 35.13
Rest of support elements - 35.14

$V_{out} = 0.8V * (1 + (12.7/10)) = 1.816V$



Ultra Low Dropout 0.23V(typical) at 3A Output Current
Current limit = 4.7A(min)
0.4%

$V_{out} = 0.8V * (1 + R_{up}/R_{down})$
 $V_{out} = 0.8V * (1 + (1/1.13)) = 1.507V$



+1.5VSP:
I_{max}=0.5A I_{peak}=0.75A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.5VS/2.5V
Size	Document Number	C	C5PM2 M/B LA-E361P	Rev
Date:	Friday, October 28, 2016	Sheet	50	of 61

For For ACER



Note: Iload (max) = 5.5A

IOCP=7A~8A (typ)




Imax=3.85A, Ipeak=5.5A, Iocp=6.6A

+1.0VS_VCCIO Vout = 0.6V * (1 + R_{up}/R_{down}) = 0.6 * (1 + (12k/20.5k)) = 0.95V * 115% = 1.0925V Vout = 0.951 V 2%




Security Classification	Compal Secret Data	Title	
Issued Date	2016/01/29	Deciphered Date	2017/01/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
C5PM2 M/B LA-E361P		Document Number	1.0VS_VCCIO
Date: Friday, October 28, 2016		Sheet	51 of 61

CPU spec: (SKL-H42 45w)
 VCC: 68A
 VCCGT: 54 A
 VCCSA: 11A
 OCP Setting:
 VCC: 75A
 VCCGT: 61A
 VCCSA: 16.5A



Function Field :
 Control PWM IC - 36.1
 Drivers - 36.2
 Rest of support elements - 36.3

Rev	CPU_IC	
Docu	Docu	Number
D	CSP42 MBLA-ES1P	1.0
Date	Friday, October 28, 2016	Sheet 53 of 81




Function Field :
 Drivers - 36.2
 Rest of support elements - 36.3
 Acoustic Noise B+ Bulk CAP - 37.2

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Date	2016/01/29	Disseminated Date	2017/01/10	
<small>THIS DOCUMENT IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR I/O UNIT WITHOUT THE WRITTEN ACCEPTANCE OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED HEREIN MAY BE USED, REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				
Title			C5PM2 M/B LA-E361P	
Doc#			VCCVCCGT	
Date			Friday, October 28, 2016	
Sheet			53 of 61	



Security Classification	Issued Date	2016/07/29	Compal Secret Data	Dispatched Date	2017/01/10
	Revised Date			Revised Date	
THIS SHEET OF DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.					
Title		CSPM2 M/B LA-E361P		Rev	
Drawing Number		CPU CAP		1.0	
Date	File	Order/Rev	2016	Sheet	54 of 61




FOR ACER CSD Document

Function Field :
 Drivers - 36.2
 Rest of support elements - 36.3

Security Classification	Compal Secret Data	
Issued Date	2016/01/29	Deciphered Date
		2017/01/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
Title	C5PM2 M/B LA-E361P
Size	Document Number
Custom	VCCSA
Date:	Friday, October 28, 2016
Sheet	55 of 61
Rev	1.0




R_{rf}=470K -> 290KHz
R_{rf}=200K -> 340KHz
R_{rf}=100K -> 380KHz

VFB=0.704V
Vout=0.704V* (1+R_{up}/R_{down})
Vout=0.704V* (1+(18.7/20))=1.532 0.97%
Vout=0.704V* (1+(18.7/(20/93.1)))=1.5 0.03%
Vout=0.704V* (1+(18.7/(20/90.9)))=1.524 1.62%
Vout=0.704V* (1+(18.7/(20/88.7)))=1.548 3.23%
R_{ds} on 2.8 / 3.5mohm
R_{limt}=59K
I_{ocp}=23.21~26.01A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title
				VRAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				C5PM2 M/B LA-E361P
				Rev
				1.0
				Date: Friday, October 28, 2016
				Sheet 56 of 61

Function Field :
 PWR.Plane.Regulator.1.05VDBGPU - 43.7
 Rest of support elements - 43.8




PR7(Rup) + PR8(Rdown) < 8Kohm, if your project has
 output voltage leakage concern when Vm is low.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.05VSDGPU Document Number C5PM2 M/B LA-E361P Date: Friday, October 28, 2016 Sheet 57 of 61 Rev 1.0

Module model information

NCP81278_NVVDD_V1A.mdd for IC portion.
 NCP81278_NVVDD_V1B.mdd for SW portion.



R_ILMT = open	V_OCHT	80	91	102	mV
R_ILMT = 75.0 k		100	112	124	
R_ILMT = 56.2 k		123	137	151	
R_ILMT = 33.2 k		164	183	201	
R_ILMT = 11 k					OCp is disabled

Table 1. POWER SAVING INTERFACE (PSI) CONFIGURATIONS

PSI Level	Power Mode	Phase Configuration
Connected to PVCC	PSH	2-Phase, Auto CCM/DCM
High	PS0	2-Phase, FCCM
Intermediate	PS1	2-Phase, Auto CCM/DCM
Low	PS2	1-Phase, Auto CCM/DCM

R1, R2, R3, R4, R5, C are based on VGA type to set.

$$F_{SW}(kHz) = 7510 \cdot R_{FS}(k\Omega)^{-0.799}$$

NVVDD1
 TD = 3A
 Peak current 90A
 OCP = 100
 Please base on GPU spec to calculate.

Module model information

NCP81278_NVVDDS_V1A.mdd for IC portion.
NCP81278_NVVDDS_V1B.mdd for SW portion.

R_ILMT = open	V_OCTH			
R_ILMT = 75.0 k	80	91	102	mV
R_ILMT = 56.2 k	100	112	124	
R_ILMT = 33.2 k	123	137	151	
R_ILMT = 11 k	164	183	201	
	OCP is disabled			-




Table 1. POWER SAVING INTERFACE (PSI) CONFIGURATIONS

PSI Level	Power Mode	Phase Configuration
Connected to P/VCC	PSH	2-Phase, Auto CCM/DCM
High	PS0	2-Phase, FCCM
Intermediate	PS1	2-Phase, Auto CCM/DCM
Low	PS2	1-Phase, Auto CCM/DCM


R1, R2, R3, R4, R5, C are based on VGA type to set.

$$F_{SW}(kHz) = 7510 \cdot R_{FS}(k\Omega)^{-0.799}$$

+NVVDDS
TDC 30A
Peak Current 42A
OCP > 50A
Please base on GPU spec to calculate.



+VGA_CORE
 470uF X 2
 330uFX2
 4.7uF_0603 X 22
 22uF_0603 X 7
 10uF_0603X 3
 1uF_0402 X 9



+VGA_CORE_S
 470uF X 2
 22uF_0603_X5R X 3
 10uF_0603 X 2
 4.7uF_0603 X 5
 1uF_0402 X 5

FOR ACER CSD Document

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA DECOUPLING	
Size	Document Number			Rev	
				C5PM2 M/B LA-E361P 1.0	
Date:	Friday, October 28, 2016	Sheet	60	of 61	

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
01	SPEC current down so change IC		0.1	P50	change: PC7108 SE00000M000 -> SE107475K80S CER CAP 4.7U 6.3V K X5R 0603 PC7109 SE071680J80 -> SE075103K80S CER CAP 01U 25V K X7R 0402 PC7202 SE00000G6880 -> SE042104K80S CER CAP 1U 25V K X7R 0603 PC7207 SE00000G6880 -> SE074223K80S CER CAP 220R 50V K X7R 0402 PC7208 SE00000X0200 -> SE00000Q000S CER CAP 10U 25V K X5R 0805 H1.25 PR7115 SD034142480 -> SD03210480S RES 1/16W 35.4K +-1% 0402 PR7118 SD0284703280 -> SD028100480S RES 1/16W 47K +-5% 0402 PR7201 SD034100480 -> SD028100480S RES 1/16W 1M +-5% 0402 PR7202 SD00000T180 -> SD013000080S RES 1/10W 0 +-5% 0603 PR7208 SD028000080 -> SD028100180S RES 1/16W 1K +-5% 0402 PU7102 SA00007C090 -> SA00001W80S IC 6971AD13F1U SD 8P PU7201 SA00008S000 -> SA00008I400S IC SY8288RAC QFN 20P PWM Dell: PC7111 SE00000M000 S CER CAP 22U 6.3V M X5R 0603 PR7102 SH00000Y000 S COIL 1UH +-30% 2.84 14KX2 FERRITE PR7109 SD028000980 S RES 1/16W 0 +-5% 0402 PR7112 SD028100380 S RES 1/16W 100K +-5% 0402 PR7204 SD028000980 S RES 1/16W 0 +-5% 0402 PR7205 SD034200280 S RES 1/16W 20K +-1% 0402 PR7206 SD034200280 S RES 1/16W 20K +-1% 0402 Add: PC7201 SE00000G6880 S CER CAP 01U 25V K X5R 0402 PC7203 SE025681K80 S CER CAP 680P 50V K X7R 0603 PC7210 SE00000M000 S CER CAP 1U 6.3V K X5R 0402 PC7211 SE00000M000 S CER CAP 22U 6.3V M X5R 0603 PC7212 SE00000M000 S CER CAP 22U 6.3V M X5R 0603 PC7218 SE00000G6880 S CER CAP 22U 6.3V M X5R 0402 PR7211 SD034100080 S RES 1/16W 100 +-1% 0402 PR7212 SD034100480 S RES 1/16W 10 +-1% 0402 PR7215 SD034200280 S RES 1/16W 20.5K +-1% 0402 PR7216 SD034100080 S RES 1/16W 100 +-1% 0402 PR7218 SD034120280 S RES 1/16W 18K +-1% 0402	0727	EVT
	change common part.		0.1	P47 P58	change: PL1501 SH00001E400 -> SH00000Q200S COIL 22UH +-20% MMD-10DZ-R22MESIL 35A PL1601 SH00001E400 -> SH00000Q200S COIL 22UH +-20% MMD-10DZ-R22MESIL 35A PL404 SH000016800 -> SH000016700S COIL 1.5UH +-20% 7A X7X3 MCLDING	0727	EVT
	CPU Transient Test improve.		0.1	P52 P54	PR844 SD034750280 -> SD034787280 S RES 1/16W 78.7K +-1% 0402 PR845 SD034750280 -> SD034787280 S RES 1/16W 78.7K +-1% 0402 PR852 SD034750280 -> SD034787280 S RES 1/16W 23.5K +-1% 0402 PR867 SD034348280 -> SD034374280 S RES 1/16W 37.4K +-1% 0402 PR868 SD000023580 -> SD000029280 S RES 1/16W 25.5K +-1% 0402 PR871 SD034137280 -> SD00000A1780 S RES 1/16W 12.4K +-1% 0402 PR875 SD034100180 -> SD034150180 S RES 1/16W 1.5K +-1% 0402 PC807 SE074102480 -> SE000003W00S CER CAP 80P 50V K X7R 0402 PC809 SE074103K80 -> SE074104K80 S CER CAP 0.1U 50V K X7R 0402 PC820 SE074103K80 -> SE074104K80 S CER CAP 0.1U 50V K X7R 0402 PC868 S6A20331E10 -> S6A20221D40 S POLY C 330U 2V V D2 LESR9M EEFSX H1.9 PC876 S6A20331E10 -> S6A20221D40 S POLY C 220U 2V V D2 SX LESR9M H1.9 PC809 SH000015W00 -> SH00001E000 S COIL 47UH 20% MMD-02Z-R47MEVIL 12.2A PQ801 PQ803 PQ805 PQ807 PQ809 SB000017L00 -> SB000017400 S TR MDU56925V8RH 2N DUAL PDFN56-B Dell: PC1103 PC1116 PC1120 PC1126 PC1135 PC1136 PC1137 PC1138 PC1139 PC1140 PC1141 PC1142 PC1143 PC1144 PC1147 PC1152 PC1156 PC1169 PC1170 PC1171 SE00000M000 S CER CAP 22U 6.3V M X5R 0603 Add: PC869 S6A20221D40 S POLY C 220U 2V V D2 SX LESR9M H1.9	0727	EVT
	VRAM 1.05VSDGPU Transient Test improve.		0.1	P56 P57	change: PC1301 SF000004100 S6A20221D40S POLY C 220U 2V V D2 SX LESR9M H1.9 PR1306 SD034470380 SD034200380S RES 1/16W 200K +-1% 0402 Dell: PC1410 SE00000M000 S CER CAP 22U 6.3V M X5R 0603 PC1411 SE00000M000 S CER CAP 22U 6.3V M X5R 0603 PC1412 SE00000M000 S CER CAP 22U 6.3V M X5R 0603 PC1413 SD0341221D40 S POLY C 220U 2V V D2 SX LESR9M H1.9	0727	EVT
	VGA Transient Test improve & SPEC CURRENT down.		0.1	P59 P60	Dell: PR1408 SD034100180 -> SD034150180S RES 1/16W 1.5K +-1% 0402 PR1409 SD034100180 -> SD034150180S RES 1/16W 1.5K +-1% 0402 PR1410 SD034100180 -> SD034150180S RES 1/16W 1.5K +-1% 0402 PR1411 SD034100180 -> SD034150180S RES 1/16W 1.5K +-1% 0402 PC1815 SE074103Q00 S CER CAP 10U 25V K X5R 0805 H0.85 PC1817 SE074103Q00 S CER CAP 10U 25V K X5R 0805 H0.85 Add: PC1769 PC1770 PC1771 PC1772 PC1773 PC1774 PC1775 PC1776 PC1777 PC1778 PC1779 PC1780 S6A20221D40 -> S6A20221D40 S POLY C 220U 2V V D2 SX LESR9M H1.9 PR1608 SD034100080 S RES 1/16W 100 +-1% 0402	0727	EVT
	EMI request		0.1		Add: PC323 PC518 PCB82 PCB85 PCB88 PCB89 PCB91 PCB94 SE025681K80 S CER CAP 680P 50V K X7R 0603 PL302 PL303 PL501 PL501 PL609 SM01000P200 S SUPPRE TAI-TECH WCR20K (1.8) 150 U PR319 PR504 PR7203 PR882 PR885 PR888 PR891 PR894 SD000457080 S RES 1/4W 4.7 +-5% 1206		
	CPU NVVDD NVVDDS input Cap 85度>105度 Ohm-->R-SHORT Add thermal PH2 PH3 EMI request		0.2		PU301 SA000080M00_BQ24780S -> SA0000A6800_BQ24781 PC809 PC820 SE074104K80 0.1uF_0402_50V -> SE076104 0.1uF_0.08_16V	09/14	DVT
	Remove thermal PH2 Setting PH1 95度PH3 85度		0.2		Dell: PH202_100K_0402_NTC_SL200002H00 PR214_21.5K_0402_SD034215280 PR216_10K_0402_SD034100280 change: PC0201 8S1381T16 SB00000Q000 -> LB55139T16 SB000016B00 PR204 18.7K_0402_SD034187280 --> 15.4K_0402_SD034154280 PR218_10K_0402_SD034100280 --> 14K_0402_SD034140280 PR215_21.5K_0402_SD034215280 --> 26.7K_SD034267280	09/23	DVT

