

DW70 CALPELLA N11P-GE1 Schematics

uFCPGA Mobile Arrandale/Clarksville

Intel Ixex Peak-M

2009-01-07

REV : -1

DY : Nopop Component

UMA : Pop when schematic is UMA

DIS : Pop when schematic is DIS

ARD : Pop when schematic is Arrandale


CFD : Pop when schematic is Clarksville

Winery CALPELLA Block Diagram

PCB LAYER

L1: Top
L2: VCC
L3: Signal
L4: Signal
L5: GND
L6: Bottom


Project code : 91.4RU01.001
Part Number : 48.4RU06.0SA
PCB P/N : 09290
Revision : -1




DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Block Diagram
Vostro Calpella
Date: Tuesday, January 12, 2010 Sheet 2 of 94


www.vinafix.vn




PCH SMBus Block Diagram




KBC SMBus Block Diagram




VGA SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram




Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Internal pull-up. Leave as "No Connect"
GNT3#/ GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 kΩ; do not stuff resistor.
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled Note: CRB uses a 330-kΩ resistor.
GNT0#, GNT1#	Default (SPI): Leave both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
SPI_MOSI	Enable Intel Anti-Theft Technology: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Intel Anti-Theft Technology: Left floating, no pull-down required.
NV_ALE	Enable Intel Anti-Theft Technology: Connect to +NVRAM_Vccq with 8.2-kΩ weak pull-up resistor.(CRB has it pulled up with 1-kΩ no-stuff resistor) Disable Intel Anti-Theft Technology: Leave floating. (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0)- Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1)-: Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. CRB recommends 1-kΩ pull-down for FD Override. Notes: is an internal pull-up of 20 kΩ for HDA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (0)- Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1)-: Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note: This is an unmuxed signal. This signal has a weak internal pull-down of 20 KΩ which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kΩ pull-up on this signal to +3.3VA rail.
GPIO8	Weak internal pull-up. Do not pull low. Sampled at rising edge of RSMRST#.
GPIO27	Default = Do not connect (floating). Internal pull-up. High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing	
LANE1	NC
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	Card reader
LANE5	New Card

USB Table	
Pair	Device
0	USB1 > LAN BOARD
1	USB4 > LAN BOARD
2	USB2 > M/B
3	USB3 > M/B
4	USB for ESATA
5	RESERVED
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	Touch Panel
10	Biometric
11	CAMERA
12	New Card
13	WLAN

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1

<Core Design>




Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title


Table of Content

Size	Document Number	Rev
Custom	Vostro Calpella	SC
Date: Tuesday, January 12, 2010	Sheet 6 of	93



VGA_27M	R706	R710
SS	DY	Mount
NON-SS	Mount	DY

FSC	0	1
SPEED	133MHz (Default)	100MHz



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Clock Generator SLG8SP585		
Size	Document Number	Rev
		SC
Date:	Tuesday, January 12, 2010	Sheet 7 of 93

Calpella Platform Design Guide
Revision 1.6

2.4 Arrandale Graphics Disable Guideline

It applies to Arrandale and Clarksfield discrete graphic designs.

FDI_TX[7:0] and FDI_TX# [7:0] can be left floating on the Arrandale. The GFX_IMON, FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1], and FDI_INT signals on the Arrandale side should be tied to GND (through 1-k Ω \pm 5% resistors).



CPU SKT:1st:Molex P/N:62.10053.561
2nd:Foxconn P/N:62.10055.321

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


CPU (PCIE/DMI/FDI)			Rev
Size	Document Number		SC
Vostro Calpella			
Date:	Tuesday, January 12, 2010	Sheet 8 of 93	







Normal			
	R919	R920	R977
AUB	1.27k	3k 64.30015.6DL	1.6k(DY)
CFD	1.1k	3k 64.30015.6DL	1.5k(DY)

S3 Power Reduction circuit

	R919	R920	R977
AUB	1.1k(DY)	0.75k 64.75005.6DL	1.6k
CFD	1.1k(DY)	0.75k 64.75005.6DL	1.5k





Calpella Platform Design Guide Revision 1.6



4.8.3.1 LVDS Switching

Switchable GFX, just like integrated GFX only, to enable LVDS it is required that the OEM set the LDVS (L_DDC_DATA) strap to present (pulled up) and the eDP strap (CFG[4]) to disabled (not pulled down).

4.8.3.2 eDP Switching

eDP for Switchable GFX can only be driven out of Port D of PCH. To configure Port D for embedded DP it is required to set the DDPD_CTRLDATA strap high to 3.3V Core rail through 2.2 kΩ ±5% resistor, LVDS (L_DDC_DATA) strap as no connect and the eDP strap CFG[4] as no connect.

Page 482, 486



VSS (AP34) can be left NC as CRB implementation; EDS/DG recommendation to GND.


<Core Design>



Title			
CPU (RESERVED)			
Size	Document Number	Rev	SC
Date: Tuesday, January 12, 2010	Sheet 11	of 93	

PROCESSOR CORE POWER

Clarksfield = 52A
Arrandale = 48A



+VCC_CORE

CPU1F

6 OF 9

CLARKSFIELD

1.1V RAIL POWER







CPU CORE SUPPLY

POWER

CPU VIDS

SENSE LINES

CLARKUNF



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are
Arrandale VTT=1.05V;
Clarksfield VTT=1.1V

DIS(Clarksfield +1.05V_VTT) = 14.4A

DIS(Arrandale +1.05V_VTT) = 20.95A

UMA(Arrandale +1.05V_VTT) = 19.84A





<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				CPU (VCC CORE)					
Size		Document Number						Rev	
		Vostro Calpella						SC	
Date:		Tuesday, January 12, 2010				Sheet 12 of		93	



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
CPU (VSS)				
Size	Document Number			Rev
Vostro Calpella			SC	
Date:	Tuesday, January 12, 2010	Sheet	14	of 93

SC

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Vostro Calpella	Rev SC
------------	---	------------------

Date: Tuesday, January 12, 2010	Sheet 15 of 93
---------------------------------	----------------

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number

Date: Tuesday, January 12, 2010


Reserved
Vostro Calpella

Rev
SC

Sheet 16 of 93

(Blank)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

(Reserve)



Size A3	Document Number Vostro Calpella	Rev SC
------------	---	------------------

Date: Tuesday, January 12, 2010	Sheet 17 of 93
---------------------------------	----------------










(Blank)

SSID = AUDIO



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO CODEC 92HD81**
Size: A3 Document Number: **Vostro Calpella** Rev: **SC**
Date: Tuesday, January 12, 2010 Sheet: 30 of 93

(Blank)

<Core Design>

DELL

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size

Document Number

Rev

Custom

Vostro Calpella

SC

Date: Tuesday, January 12, 2010

Sheet 31 of 93

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserve

Size A3	Document Number Vostro Calpella	Rev SC
------------	---	------------------

Date: Tuesday, January 12, 2010	Sheet 32 of 93
---------------------------------	----------------

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
Custom

Document Number
Vostro Calpella

Rev
SC

Date: Tuesday, January 12, 2010

Sheet 33 of 93

(Blank)

<Core Design>

DELL

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size

Document Number

Rev

Custom

Vostro Calpella

SC


Date: Tuesday, January 12, 2010

Sheet 34 of 93

www.vinafix.vn

(Blank)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)


Size	Document Number	Rev
A3	Vostro Calpella	SC

Date: Tuesday, January 12, 2010	Sheet 35 of 93
---------------------------------	----------------




(Blank)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size	Document Number		Rev
Custom	Vostro Calpella		SC
Date:	Tuesday, January 12, 2010	Sheet	38 of 93

SSID = Thermal


1. CPU System Sensor



Layout notice:


H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil

2. GPU Sensor (DIS)



Layout notice :


Both VGA_THERMDA and THERMDC routing
10 mil trace width and 10 mil spacing.



Layout notice :

Both DN3 and DP3 routing 10 mil
trace width and 10 mil spacing.

32K suspend clock output



GND = Channel 1
OPEN = Channel 3
+3.3V = Disabled

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

EMC2102


GND = Internal Oscillator Selected
+3.3V = External 32.768kHz Clock Selected

TRIP_SET Pin Voltage
 $V_DEGREE = ((Degree - 75) / 21)$
T8 shutdown is set 88 deg-C.

<Core Design>

SSID = User.Interface

Free Fall Sensor



Note
(1) Keep all signals are the same trace width. (included VDD, GND).
(2) No VIA under IC bottom.


www.vinafix.vn

<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Free Fall Sensor			
Size	Document Number	Rev	
Custom	Vostro Calpella	SC	
Date:	Tuesday, January 12, 2010	Sheet	40 of 93

(Blank)





<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size	Document Number		Rev
Custom	Vostro Calpella		SC
Date:	Tuesday, January 12, 2010	Sheet	41 of 93

SSID = Reset.Suspend

+1.5V_CPU:

**Calpella Platform S3 Power Reduction Platform
S3 Power Reduction CRB Implementation
Design Details**




<Core Design>


DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power Plane Enable			
Size	Document Number	Rev	
Custom	Vostro Calpella	SC	
Date:	Tuesday, January 12, 2010	Sheet	42 of 93

SSID = PWR.Support

DCin CONN





AFTP4304 1 +DC_IN
AFTP4305 1 PS_ID_R
AFTP4306 1 GND



www.vinafix.vn

X02
2009/12/06





TPS51218 for +1.05V/+1.1V_VTT

DIS(Clarksfield 1.1V_RUN)
Design Current = 14.4A
19.8A<OCP<23.4A

DIS(Arrandale 1.05V_VCCP)
Design Current = 20.95A
28.8A<OCP<34.04A

UMA(Arrandale 1.05V_VCCP)
Design Current = 19.84A
27.28A<OCP<32.24A

Vout=0.704V*(R1+R2)/R2

Component	Value	Description
PR4910	Vout=0.704V*(R1+R2)/R2	Output Voltage Divider
ARD	DY	Diode
CFD	ASM	Capacitor

```
470K  -->290KHz
200K  -->340KHz
100K  -->380KHz
 39K  -->430KHz
```

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH PCCM104T-IR56M Cyntec DCR:1.8mohm Isat=25Arms 68.R5610.10D
Inductor: 1.5uH PCCM104T-IR5M Cyntec DCR:4.2mohm Isat=33Arms 68.R1510.10J
O/P cap: 330U 2.5V EEF5X0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037


<Core Design>




Title			
TPS51218 +1.05V VTT			
Size	Document Number	Rev	
Custom	DJ1 Discrete	SC	
Date:	Tuesday, January 12, 2010	Sheet 49 of 93	


```
SSID = PWR.Plane.Regulator_1p8v
```

APL5930 for +1.8V_RUN




```
SSID = CPU.GFX.Regulator
```



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH PCMC104T-R56mN Cyntec DCR: 1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 330U 2.5V EEF50323131ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
H/S: ST7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: S1R460DP/ POWERPAK-8/ 4.9mOhm/6.1mOhm@4.5Vgs/ 84.00460.037

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
ADP3211 CPU GFXCORE			
Size	Document Number		Rev
Custom	DW Calpella UMA		S
Date: Tuesday, January 12, 2010		Sheet 53 of	93


www.vinafix.vn

SSID = VIDEO


Close PCH

Close GPU



UMA/DIS LVDS DDC CLK/DAT select circuit



LVDS CONNECTOR




UMA/DIS LVDS PWM select circuit




SSID = Inverter

INVERTER POWER




SSID = VIDEO

LCD POWER






SSID = VIDEO





Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



20.20401.015




C5502 SC33P50V2JN-3GP C5504 SC33P50V2JN-3GP



UMA/DIS CRT DDC CLK/DAT select circuit

21,54,57 EDID_SELECT#

H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CRT Connector	
Size	Document Number	Rev		SC
A3	Vostro Calpella			
Date:	Tuesday, January 12, 2010	Sheet	55	of 93



(Blank)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size	Document Number		Rev
Custom	Vostro Calpella		SC
Date:	Tuesday, January 12, 2010	Sheet	56 of 93




X02
2009/12/02




SKT-HDMI19P-25-GP

22.10296.061

HDMI level shift circuit




UMA/DIS HDMI Detection select circuit




X02
2009/12/06

Close PCH

Close GPU




UMA/DIS HDMI DDC CLK/DAT select circuit




X02
2009/12/06

X02
2009/12/06



5V @ HDMI side




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		HDMI Connector	
Title Size A3	Document Number Vostro Calpella	Rev SC	Date: Tuesday, January 12, 2010
Sheet 57 of 93			

SSID = Thermal

Fan Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

58_FAN

Size
A3

Document Number

Vostro Calpella

Rev


SC

Date: Tuesday, January 12, 2010

Sheet 58 of 93

SSID = SATA


ODD Connector




SSID = SATA

SATA HDD Connector


-1
2010/01/07



Close to CONN
5V power pin



Close to CONN
3.3V power pin



www.vinafix.vn

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDD/ODD Connector**
Size: A3 Document Number: **Vostro Calpella** Rev: **SC**
Date: Tuesday, January 12, 2010 Sheet: 59 of 93

SSID = AUDIO

Speaker Connector

X02
2009/12/07



AFTP6004 1 AUD_SPK_L- C
AFTP6002 1 AUD_SPK_L+ C
AFTP6001 1 AUD_SPK_R- C
AFTP6003 1 AUD_SPK_R+ C

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Speaker/HP/MIC Jack

Size
A3

Document Number

Vostro Calpella

Rev


SC

Date: Tuesday, January 12, 2010

Sheet 60 of 93

(Blank)

MAIN PM SAM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserve)

Size A3	Document Number Vostro Calpella	Rev SC
------------	---	------------------

Date: Tuesday, January 12, 2010	Sheet 61 of 93
---------------------------------	----------------

SSID = RBATT

RTC Connector



MAIN PM SAM



Title

EEPROM/RTC Connector

Size

Document Number

Vostro Calpella


Rev

Date: Tuesday, January 12, 2010


Sheet 62 of 93

93

USB Power




ESATA Power



	If you added U6301(SN75LVCP412RTJR-GP). You need to BOM change
ASM	R6313, R6314, R6315, R6318, R6319, R6320, R6321 C6309, C6310, C6313, C6314, C6307, C6308, C6317
DY	RN6301, RN6302

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



MAIN PM SAM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINICARD(WLAN)/ITP CONN

Size

Document Number

Rev

A3

Vostro Calpella

SC


Date: Tuesday, January 12, 2010

Sheet 64 of 93

www.vinafix.vn

(Blank)

MAIN PM SAM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Vostro Calpella

Rev
SC

Date: Tuesday, January 12, 2010Sheet 65 of 93

WWAN Connector


For LED & Capacity board:

LED Type	Color	Power rail
SCRL LED	White	ALW
CAP LED	White	ALW
NUM LED	White	ALW
PWR BTN LED	White	ALW
SATA ACT LED1	White	RUN
BT ACT LED	White	RUN
WLAN WIMAX LED	White	RUN


For IO board:

LED Type	Color	Power rail
PWR LED2	White(Multi-color)	ALW
BATTERY LED2	Amber(Multi-color)	ALW
	White(Multi-color)	ALW


PWR BTN LED




SCRLK LED




CAPS LED




NUM LED




Bluetooth LED




WLAN LED



HD LED



Power & Battery LED



MAIN PM SAM


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	LED	
Size	Document Number	Rev
A3	Vostro Calpella	SC
Date:	Tuesday, January 12, 2010	Sheet 66 of 93


(Blank)

SSID = KBC

Internal KeyBoard Connector




KB Backlight CONN




SSID = Touch.Pad

TouchPad Connector



MAIN PM SAM

Hall Sensor Connector



MAIN PM SAM

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Hall sensor			
Size A3	Document Number Vostro Calpella	Rev SC	
Date: Tuesday, January 12, 2010		Sheet 69	of 93


Pinout diagram for DBT1 connector:

- Pin 1: +3.3V_RUN
- Pin 2: DBT1
- Pin 3: DBT1
- Pin 4: DBT1
- Pin 5: DBT1
- Pin 6: DBT1
- Pin 7: DBT1
- Pin 8: DBT1
- Pin 9: DBT1
- Pin 10: DBT1
- Pin 11: DBT1
- Pin 12: DBT1

Additional labels: DBT1, DY, MLX-CON10-7-GP, 20.D0183.110, X01, 2009/10/20, Change DBT1 to 20.F0866.010/

(Blank)

MAIN PM SAM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PX Swith-2

Size
A3


Document Number
Vostro Calpella

Rev
SC

Date: Tuesday, January 12, 2010Sheet 71 of 93

(Blank)

MAIN PM SAM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Vostro Calpella

Date: Tuesday, January 12, 2010



Braidwood

Rev
SC



Sheet 72 of 93

SSID = User.Interface

Camera Connector




- AFTP7302 1 AUD_DMIC_CLK_G
- AFTP7303 1 AUD_DMIC_IN0_R
- AFTP7304 1 +3.3V_CAMERA
- AFTP7305 1 CAMERA_USB1-
- AFTP7306 1 CAMERA_USB1+



MAIN PM SAM


UMA/DIS LVDS signal select circuit




SEL	FUNCTION	OUTPUT
L	TMSn+ = ATMSn+ TMSn- = ATMSn- TMSCLK+ = ATMSCLK+ TMSCLK- = ATMSCLK- BTMSn+ = High Impedance BTMSn- = High Impedance BTMSCLK+ = High Impedance BTMSCLK- = High Impedance	TMSn+ TMSn- TMSCLK+ TMSCLK-
H	TMSn+ = BTMSn+ TMSn- = BTMSn- TMSCLK+ = BTMSCLK+ TMSCLK- = BTMSCLK- ATMSn+ = High Impedance ATMSn- = High Impedance ATMSCLK+ = High Impedance ATMSCLK- = High Impedance	TMSn+ TMSn- TMSCLK+ TMSCLK-

SEL	FUNCTION	OUTPUT
L	TMSn+ = ATMSn+ TMSn- = ATMSn- TMSCLK+ = ATMSCLK+ TMSCLK- = ATMSCLK- BTMSn+ = High Impedance BTMSn- = High Impedance BTMSCLK+ = High Impedance BTMSCLK- = High Impedance	TMSn+ TMSn- TMSCLK+ TMSCLK-
H	TMSn+ = BTMSn+ TMSn- = BTMSn- TMSCLK+ = BTMSCLK+ TMSCLK- = BTMSCLK- ATMSn+ = High Impedance ATMSn- = High Impedance ATMSCLK+ = High Impedance ATMSCLK- = High Impedance	TMSn+ TMSn- TMSCLK+ TMSCLK-


UMA/DIS CRT Hsync/Vsync select circuit



UMA/DIS CRT signal select circuit




E	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1





<Core Design>

DELL		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
PX Swith-1			
Size	Quantity	Number	Rev
			SC
Vostro Calpella			
93			

Close to connector





UMA/DIS HDMI signal select circuit



Close to PCH


UMA HDMI level shift circuit




<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.			
Title (Reserve)			
Size A2	Document Number	Rev SC	
Vostro Calpella			
Date: Tuesday, January 12, 2010	Page: 75	of	93

LAN board CON





Place near CON1



AFTP7664	1	+5V_ALW
AFTP7665	1	+3.3V_ALW
AFTP7666	1	+3.3V_RUN
AFTP7634	1	USB_PWR_EN#
AFTP7673	1	USB_OC#0_1
AFTP7633	1	USB_PN0
AFTP7638	1	USB_PP0
AFTP7648	1	USB_PN1
AFTP7649	1	USB_PP1
AFTP7655	1	GPIO_DSM
AFTP7633	1	PCIE_IRXP3_LRTXP3
AFTP7643	1	PCIE_IRXN3_LRTXN3
AFTP7643	1	PCIE_ITXP3_LRXN3
AFTP7643	1	PCIE_ITXN3_LRXN3
AFTP7643	1	CLK_PCIE_LAN
AFTP7643	1	CLK_PCIE_LAN#
AFTP7643	1	CLKREQ#_LAN
AFTP7643	1	PLT_RST#
AFTP7647	1	PM_LAN_ENABLE
AFTP7655	1	PCIE_WAKE#

TPM board CON



AFTP7673	1	LPC_LAD0
AFTP7671	1	LPC_LAD1
AFTP7671	1	LPC_LAD2
AFTP7671	1	LPC_LAD3
AFTP7673	1	LPC_LFRAME#
AFTP7673	1	PLT_RST#
AFTP7673	1	INT_SERIRQ
AFTP7673	1	PCLK_TPM
AFTP7673	1	+3.3V_RUN

X01

2009/10/15

Add TPM function.

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **LAN Board Connector**


Size A3 Document Number **Vostro Calpella** Rev **SC**

Date: Tuesday, January 12, 2010 Sheet 76 of 93



Finger Printer Connector



LED&Capacity board CONN




Close to CON2





MAIN PM SAM

SSID = Mechanical







BOSS:




For CPU HOLE:



HOLE:






EMI Request






MAIN PM SAM

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Miscellaneous Components			
Size	Document Number	Rev	
Custom	Vostro Calpella		SC
Date:	Tuesday, January 12, 2010	Sheet 79 of 93	


SSID = VIDEO





Added CLK GEN 27M select circuit 2009/06/15
Added R8132 (DY) 2009/06/17




+IFPAB_IOVDC




+IFPC_IOVDD




+IFPAB_PLLVDI






+IFPC_PLLVDD



SSID = VIDEO




64X16 SAMSUNG K4W1G1646E-HC12 P/N:72.41164.H0U
64X16 HYNIX H5T1G63BFR-12C P/N:72.51G63.C0U



<Core Design>

SSID = VIDEO



SSID = PWR.Plane.Regulator_GFX

$$V_{out} = 0.704V * (R1 + R2) / R2$$

DIS
Thermal Design Current = 21.5A
Max Current = 31.66A
34.83A < OCP < 41.16A

Frequency setting
470K --> 290KHz
200K --> 340KHz
100K --> 380KHz
39K --> 430KHz

PWRCNTL_0	PWRCNTL_1	+VCC_GFX_CORE
H	H	0.96V
H	L	0.88V
L	L	0.8V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.36UH ETQ4LR36WFC PANASONIC 1.1mohm/ 68.R3610.20A
O/P cap: 330U 2V EEP5X0D331ER 9mOhm 3Arms Panasonic/ 79.33719.L01
L/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SI7686DP/ POWERPAK-8/ 4.9mOhm/6.1mOhm@4.5Vgs/ 84.00460.037
Switching freq-->350KHz

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51218 +VCC GFX CORE**

Size: Document Number
Custom: **DW Calpella (Discrete)** Rev: **SC**


Date: Tuesday, January 12, 2010 Sheet 86 of 93

+3.3V_RUN_GPU




Added +1.05V_GFX_PCIE, +1.5V_RUN_GPU power switch 2009/05/25

+1.05V_GFX_PCIE:




+1.5V_RUN_GPU:



+1.8V_RUN_GPU


RT9025 for +1.8V_RUN_GPU





<Core Design>

DELL		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.	
File		LDO 1.8V	
Size	Document Number	Rev	
Customer	Vostro Calpella		
Date	10/12/2010	Sheet	87 of 93


SS1D = VIDEO



64X16 SAMSUNG K4W1G1646E-HC12 P/N:72.41164.H0U
64X16 HYNIX H5T1G63BFR-12C P/N:72.51G63.C0U



SSID = VIDEO



«Core Design»

